欢迎访问ic37.com |
会员登录 免费注册
发布采购

DM9101F 参数 Datasheet PDF下载

DM9101F图片预览
型号: DM9101F
PDF下载: 下载PDF文件 查看货源
内容描述: 10 / 100Mbps以太网物理层单芯片收发器 [10/100Mbps Ethernet Physical Layer Single Chip Transceiver]
分类和应用: 以太网局域网(LAN)标准
文件页数/大小: 43 页 / 264 K
品牌: ETC [ ETC ]
 浏览型号DM9101F的Datasheet PDF文件第2页浏览型号DM9101F的Datasheet PDF文件第3页浏览型号DM9101F的Datasheet PDF文件第4页浏览型号DM9101F的Datasheet PDF文件第5页浏览型号DM9101F的Datasheet PDF文件第7页浏览型号DM9101F的Datasheet PDF文件第8页浏览型号DM9101F的Datasheet PDF文件第9页浏览型号DM9101F的Datasheet PDF文件第10页  
DM9101  
10/100Mbps Ethernet Physical Layer Single Chip Transceiver  
Pin Description (continued)  
Pin No.  
LQFP QFP  
MII Interface (continued)  
Pin Name  
I/O  
Description  
Carrier Sense:  
74  
76  
CRS  
O,Z  
This pin is asserted high to indicate the presence of carrier due to  
receive or transmit activities in 10Base-T or 100Base-TX Half  
Duplex modes.  
In Repeater, when Full Duplex or Loop-back mode is a logic 1, it  
indicates the presence of carrier due only to receive activity.  
Collision Detect:  
75  
77  
COL  
O,Z  
Asserted high to indicate detection of collision conditions in  
10Mbps and 100Mbps Half Duplex modes. In 10Base-T Half  
Duplex mode with Heartbeat set active (bit 13, register 18h), it is  
also asserted for a duration of approximately 1ms at the end of  
transmission to indicate heartbeat. In Full Duplex mode, this signal  
is always logic 0. There is no heartbeat function in Full-Duplex  
mode.  
Receive Data Valid:  
Asserted high to indicate that valid data is present on RXD[3:0].  
Receive Error:  
76  
77  
78  
79  
RX_DV  
O,Z  
O,Z  
RX_ER/  
RXD4  
Asserted high to indicate that an invalid symbol has been detected  
inside a received packet in 100Mbps mode.  
In a bypass mode (BP4B5B or BPALIGN modes), RX_ER  
becomes RXD4, the fifth RXD data bit of the 5B symbols.  
Receive Enable:  
Active high enabled for receive signals RXD[3:0], RX_CLK,  
RX_DV and RX_ER. A low on this input tri-states these output  
pins. For normal operation in a NODE application, this pin should  
be pulled high.  
78  
80  
RX_EN  
I
I
Media Interface  
7, 8  
100/10Mbps Differential Input Pair:  
9, 10  
RXI-, RXI+  
These pins are the differential receive input for 10Base-T and  
100Base-TX. They are capable of receiving 100Base-TX MLT-3 or  
10Base-T Manchester encoded data.  
10Base-T Differential Output Pair:  
This output pair provides controlled rise and fall times designed to  
filter the transmitters output.  
11, 12  
23, 24  
13, 14  
25, 26  
10 TXO-,  
10 TXO+  
O
O
100Base-TX Differential Output Pair:  
100 TXO-,  
100 TXO+  
This output pair drives MLT-3 encoded data to the 100M twisted  
pair interface and provides controlled rise and fall times designed  
to filter the transmitter output, reducing any associated EMI.  
6
Final  
Version: DM9101-DS-F03  
July 22, 1999  
 复制成功!