Proprietary TranSwitch Corporation Information for use Solely by its Customers
L3M
TXC-03452B
DATA SHEET
Address
Bit
Symbol
Description
C5
(cont.)
2
RAISEN
Receive AIS Enable: A 1 enables receive AIS to be generated when the
following alarms/conditions occur:
- Loss of drop bus clock (DLOC)
- Loss of drop bus J1 (DLOJ1)
- E1 AIS (E1AIS) and XALM2AIS are 0, and ALM2AIS is a 1
- ISTAT or PAIS (lead) and XALM2AIS are 1, and ALM2AIS is a 1
- Loss of pointer (LOP) (TUG-3)
- Path AIS (PAIS) (TUG-3)
- PSLERR or C2EQ0 occurs, and Path Signal Label Error Enable AIS
control bit (PSL2AIS) is a 1
The logic diagram for generating receive line AIS is given below. The +
symbol represents an OR function, while & represents an AND function.
Control bit states are given by the = sign.
TUG3=1
LOP (TUG-3)
PAIS (TUG-3)
DLOJ1 (Alarm)
DLOC (Alarm)
E1AIS (Alarm)
XALM2AIS=0
ISTAT lead high
PAIS lead high
XALM2AIS=1
ALM2AIS=1
+
&
SEND RECEIVE AIS
+
&
+
&
+
&
+ &
+
PSLERR (Alarm)
C2EQ0 (Alarm)
PSL2AIS=1
&
RAISEN=1
RAISGN=1
TXC-03452B-MB
Ed. 6, April 2001
- 71 of 96 -
ETC [ ETC ]
