欢迎访问ic37.com |
会员登录 免费注册
发布采购

XCV200E-6FGG456I 参数 Datasheet PDF下载

XCV200E-6FGG456I图片预览
型号: XCV200E-6FGG456I
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 1176 CLBs, 63504 Gates, 357MHz, 5292-Cell, CMOS, PBGA456, FBGA-456]
分类和应用: 时钟可编程逻辑
文件页数/大小: 99 页 / 927 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XCV200E-6FGG456I的Datasheet PDF文件第59页浏览型号XCV200E-6FGG456I的Datasheet PDF文件第60页浏览型号XCV200E-6FGG456I的Datasheet PDF文件第61页浏览型号XCV200E-6FGG456I的Datasheet PDF文件第62页浏览型号XCV200E-6FGG456I的Datasheet PDF文件第64页浏览型号XCV200E-6FGG456I的Datasheet PDF文件第65页浏览型号XCV200E-6FGG456I的Datasheet PDF文件第66页浏览型号XCV200E-6FGG456I的Datasheet PDF文件第67页  
R
Spartan-II FPGA Family: DC and Switching Characteristics  
Period Tolerance: the allowed input clock period change in nanoseconds.  
1
T
=
CLKIN  
F
+ T  
_
IPTOL  
T
CLKIN  
CLKIN  
Output Jitter: the difference between an ideal  
reference clock edge and the actual design.  
Phase Offset and Maximum Phase Difference  
Ideal Period  
Actual Period  
+/- Jitter  
+ Maximum  
Phase Difference  
+ Phase Offset  
DS001_52_090800  
Figure 52: Period Tolerance and Clock Jitter  
DS001-3 (v2.8) June 13, 2008  
Product Specification  
www.xilinx.com  
Module 3 of 4  
63  
 复制成功!