欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC7A50T-2CSG325C 参数 Datasheet PDF下载

XC7A50T-2CSG325C图片预览
型号: XC7A50T-2CSG325C
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 4075 CLBs, 1286MHz, 52160-Cell, CMOS, PBGA325, BGA-325]
分类和应用: 时钟可编程逻辑
文件页数/大小: 64 页 / 1094 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第50页浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第51页浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第52页浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第53页浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第55页浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第56页浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第57页浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第58页  
Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics  
Table 58: GTP Transceiver Receiver Switching Characteristics  
Symbol Description  
RX oversampler not enabled  
Min  
0.500  
Typ  
Max  
FGTPMAX  
Units  
Gb/s  
ns  
FGTPRX  
TRXELECIDLE  
RXOOBVDPP  
Serial data rate  
Time for RXELECIDLE to respond to loss or restoration of data  
OOB detect threshold peak-to-peak  
10  
60  
150  
mV  
Receiver spread-spectrum  
Modulated @ 33 kHz  
tracking(1)  
–5000  
5000  
ppm  
RXSST  
RXRL  
Run length (CID)  
512  
UI  
RXPPMTOL  
SJ Jitter Tolerance(2)  
JT_SJ6.6  
Data/REFCLK PPM offset tolerance  
–1250  
1250  
ppm  
Sinusoidal Jitter(3)  
Sinusoidal Jitter(3)  
Sinusoidal Jitter(3)  
Sinusoidal Jitter(3)  
Sinusoidal Jitter(3)  
Sinusoidal Jitter(3)  
Sinusoidal Jitter(3)  
Sinusoidal Jitter(3)  
Sinusoidal Jitter(3)  
6.6 Gb/s  
0.44  
0.44  
0.44  
0.44  
0.45  
0.45  
0.5  
UI  
UI  
UI  
UI  
UI  
UI  
UI  
UI  
UI  
JT_SJ5.0  
5.0 Gb/s  
JT_SJ4.25  
JT_SJ3.75  
JT_SJ3.2  
4.25 Gb/s  
3.75 Gb/s  
3.2 Gb/s(4)  
3.2 Gb/s(5)  
2.5 Gb/s(6)  
1.25 Gb/s(7)  
500 Mb/s  
JT_SJ3.2L  
JT_SJ2.5  
JT_SJ1.25  
JT_SJ500  
0.5  
0.4  
SJ Jitter Tolerance with Stressed Eye(2)  
JT_TJSE3.2  
3.2 Gb/s  
6.6 Gb/s  
3.2 Gb/s  
6.6 Gb/s  
0.70  
0.70  
0.1  
UI  
UI  
UI  
UI  
Total Jitter with Stressed Eye(8)  
JT_TJSE6.6  
JT_SJSE3.2  
JT_SJSE6.6  
Sinusoidal Jitter with Stressed  
Eye(8)  
0.1  
Notes:  
1. Using RXOUT_DIV = 1, 2, and 4.  
2. All jitter values are based on a bit error ratio of 1e  
–12  
.
3. The frequency of the injected sinusoidal jitter is 10 MHz.  
4. PLL frequency at 3.2 GHz and RXOUT_DIV = 2.  
5. PLL frequency at 1.6 GHz and RXOUT_DIV = 1.  
6. PLL frequency at 2.5 GHz and RXOUT_DIV = 2.  
7. PLL frequency at 2.5 GHz and RXOUT_DIV = 4.  
8. Composite jitter.  
DS181 (v1.25) June 18, 2018  
www.xilinx.com  
Product Specification  
54  
 
 
 
 
 
 
 
 
 
 复制成功!