XC7A50T-2CSG325C 参数 Datasheet PDF下载

型号：	XC7A50T-2CSG325C
PDF下载：	下载PDF文件查看货源
内容描述：	[Field Programmable Gate Array, 4075 CLBs, 1286MHz, 52160-Cell, CMOS, PBGA325, BGA-325]
分类和应用：	时钟栅可编程逻辑
文件页数/大小：	64 页 / 1094 K
品牌：	XILINX [ XILINX, INC ]

浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第49页

浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第50页

浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第51页

浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第52页

浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第54页

浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第55页

浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第56页

浏览型号XC7A50T-2CSG325C的Datasheet PDF文件第57页

Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics

Table 57: GTP Transceiver Transmitter Switching Characteristics

Symbol

Description

Serial data rate range

Condition

Min

Typ

–

Max

F_GTPMAX

–

Units

Gb/s

F_GTPTX

T_RTX

0.500

–

TX rise time

20ꢀ–80ꢀ

80ꢀ–20ꢀ

–

T_FTX

TX fall time

–

T_LLSKEW

TX lane-to-lane skew⁽¹⁾

Electrical idle amplitude

Electrical idle transition time

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

–

500

V_TXOOBVDPP

T_{TXOOBTRANSITION}

TJ_6.6

–

140

–

0.30

0.15

0.30

0.15

0.30

0.15

0.30

0.15

0.2

6.6 Gb/s

5.0 Gb/s

DJ_6.6

–

TJ_5.0

–

DJ_5.0

–

TJ_4.25

–

4.25 Gb/s

3.75 Gb/s

3.20 Gb/s⁽⁴⁾

3.20 Gb/s⁽⁵⁾

2.5 Gb/s⁽⁶⁾

1.25 Gb/s⁽⁷⁾

500 Mb/s

DJ_4.25

TJ_3.75

–

DJ_3.75

TJ_3.2

–

DJ_3.2

–

0.1

TJ_3.2L

–

0.32

0.16

0.20

0.08

0.15

0.06

0.1

DJ_3.2L

TJ_2.5

–

DJ_2.5

–

TJ_1.25

–

DJ_1.25

TJ₅₀₀

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

–

DJ₅₀₀

–

0.03

Notes:

1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad).

2. Using PLL[0/1]_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.

-12

3. All jitter values are based on a bit-error ratio of 1e

4. PLL frequency at 3.2 GHz and TXOUT_DIV = 2.

5. PLL frequency at 1.6 GHz and TXOUT_DIV = 1.

6. PLL frequency at 2.5 GHz and TXOUT_DIV = 2.

7. PLL frequency at 2.5 GHz and TXOUT_DIV = 4.

DS181 (v1.25) June 18, 2018

www.xilinx.com

Product Specification

电子百科

产品导航

XC7A50T-2CSG325C 参数 Datasheet PDF下载

IC37:专业IC行业平台