欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC3S100E-4VQG100CS1 参数 Datasheet PDF下载

XC3S100E-4VQG100CS1图片预览
型号: XC3S100E-4VQG100CS1
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 572MHz, 2160-Cell, CMOS, PQFP100,]
分类和应用: 时钟可编程逻辑
文件页数/大小: 227 页 / 6528 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC3S100E-4VQG100CS1的Datasheet PDF文件第115页浏览型号XC3S100E-4VQG100CS1的Datasheet PDF文件第116页浏览型号XC3S100E-4VQG100CS1的Datasheet PDF文件第117页浏览型号XC3S100E-4VQG100CS1的Datasheet PDF文件第118页浏览型号XC3S100E-4VQG100CS1的Datasheet PDF文件第120页浏览型号XC3S100E-4VQG100CS1的Datasheet PDF文件第121页浏览型号XC3S100E-4VQG100CS1的Datasheet PDF文件第122页浏览型号XC3S100E-4VQG100CS1的Datasheet PDF文件第123页  
Spartan-3E FPGA Family: DC and Switching Characteristics  
Quiescent Current Requirements  
Table 79: Quiescent Supply Current Characteristics  
Commercial  
Maximum(1)  
Industrial  
Symbol  
Description  
Device  
Typical  
Units  
Maximum(1)  
ICCINTQ  
Quiescent VCCINT supply current  
XC3S100E  
XC3S250E  
XC3S500E  
XC3S1200E  
XC3S1600E  
XC3S100E  
XC3S250E  
XC3S500E  
XC3S1200E  
XC3S1600E  
XC3S100E  
XC3S250E  
XC3S500E  
XC3S1200E  
XC3S1600E  
8
27  
78  
36  
104  
145  
324  
457  
1.5  
1.5  
1.5  
2.5  
2.5  
13  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
15  
25  
50  
65  
0.8  
0.8  
0.8  
1.5  
1.5  
8
106  
259  
366  
1.0  
1.0  
1.0  
2.0  
2.0  
12  
ICCOQ  
Quiescent VCCO supply current  
ICCAUXQ Quiescent VCCAUX supply current  
12  
18  
35  
45  
22  
26  
31  
34  
52  
59  
76  
86  
Notes:  
1. The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on successfully.  
2. The numbers in this table are based on the conditions set forth in Table 77.  
3. Quiescent supply current is measured with all I/O drivers in a high-impedance state and with all pull-up/pull-down resistors at the I/O pads  
disabled. Typical values are characterized using typical devices at room temperature (T of 25°C at V  
= 1.2 V, V  
= 3.3V, and V  
J
CCINT  
CCO CCAUX  
= 2.5V). The maximum limits are tested for each device at the respective maximum specified junction temperature and at maximum voltage  
limits with V = 1.26V, V = 3.465V, and V = 2.625V. The FPGA is programmed with a “blank” configuration data file (i.e., a  
CCINT  
CCO  
CCAUX  
design with no functional elements instantiated). For conditions other than those described above, (e.g., a design including functional  
elements), measured quiescent current levels may be different than the values in the table. For more accurate estimates for a specific design,  
use the Xilinx® XPower tools.  
4. There are two recommended ways to estimate the total power consumption (quiescent plus dynamic) for a specific design: a) The  
Spartan-3E XPower Estimator provides quick, approximate, typical estimates, and does not require a netlist of the design. b) XPower  
Analyzer uses a netlist as input to provide maximum estimates as well as more accurate typical estimates.  
DS312 (v4.2) December 14, 2018  
www.xilinx.com  
Product Specification  
119  
 复制成功!