TPS929160-Q1
ZHCSNG0 – APRIL 2023
www.ti.com.cn
表 7-124. FLEXWIRE2 Register Field Descriptions (continued)
Bit
Field
INITTIMER
Type
Reset
Description
3-0
R/W
X
Initialization timer setting register
Load EEPROM data when reset
0h = 0ms
1h = 50ms
2h = 20ms
3h = 10ms
4h = 5ms
5h = 2ms
6h = 1ms
7h = 500µs
8h = 200µs
9h = 100µs
Ah = 50µs
Bh = 50µs
Ch = 50µs
Dh = 50µs
Eh = 50µs
Fh = 50µs
7.6.3.24 CRC Register (Offset = 87h) [Reset = X]
CRC is shown in 图 7-121 and described in 表 7-125.
Return to the Summary Table.
图 7-121. CRC Register
7
6
5
4
3
2
1
0
EEPCRC
R/W-X
表 7-125. CRC Register Field Descriptions
Bit
7-0
Field
Type
Reset
Description
EEPCRC
R/W
X
CRC reference for all EEPROM registers including RESERVED
registers, manufacture default CRC result is 81h
Load EEPROM data when reset
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback 101
Product Folder Links: TPS929160-Q1
English Data Sheet: SLVSG60
TI [ TEXAS INSTRUMENTS ]
