欢迎访问ic37.com |
会员登录 免费注册
发布采购

TPS929160QDCPRQ1 参数 Datasheet PDF下载

TPS929160QDCPRQ1图片预览
型号: TPS929160QDCPRQ1
PDF下载: 下载PDF文件 查看货源
内容描述: [汽车级 16 通道 40V 高侧 LED 和 OLED 驱动器 | DCP | 38 | -40 to 125]
分类和应用: 驱动驱动器
文件页数/大小: 127 页 / 8604 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TPS929160QDCPRQ1的Datasheet PDF文件第94页浏览型号TPS929160QDCPRQ1的Datasheet PDF文件第95页浏览型号TPS929160QDCPRQ1的Datasheet PDF文件第96页浏览型号TPS929160QDCPRQ1的Datasheet PDF文件第97页浏览型号TPS929160QDCPRQ1的Datasheet PDF文件第99页浏览型号TPS929160QDCPRQ1的Datasheet PDF文件第100页浏览型号TPS929160QDCPRQ1的Datasheet PDF文件第101页浏览型号TPS929160QDCPRQ1的Datasheet PDF文件第102页  
TPS929160-Q1  
ZHCSNG0 – APRIL 2023  
www.ti.com.cn  
7-116. FSMAP2 Register  
7
6
5
4
3
2
1
0
RESERVED  
R-0h  
FSOUTF1  
R/W-X  
FSOUTF0  
R/W-X  
RESERVED  
R-0h  
FSOUTE1  
R/W-X  
FSOUTE0  
R/W-X  
7-120. FSMAP2 Register Field Descriptions  
Bit  
7-6  
5
Field  
Type  
Reset  
Description  
RESERVED  
FSOUTF1  
R
0h  
Reserved  
R/W  
X
Fail-safe state control input mapping for OUTF1  
Load EEPROM data when reset  
0h = OUTF1 is mapped to FS0 in fail-safe state  
1h = OUTF1 is mapped to FS1 in fail-safe state  
4
FSOUTF0  
R/W  
X
Fail-safe state control input mapping for OUTF0  
Load EEPROM data when reset  
0h = OUTF0 is mapped to FS0 in fail-safe state  
1h = OUTF0 is mapped to FS1 in fail-safe state  
3-2  
1
RESERVED  
FSOUTE1  
R
0h  
X
Reserved  
R/W  
Fail-safe state control input mapping for OUTE1  
Load EEPROM data when reset  
0h = OUTE1 is mapped to FS0 in fail-safe state  
1h = OUTE1 is mapped to FS1 in fail-safe state  
0
FSOUTE0  
R/W  
X
Fail-safe state control input mapping for OUTE0  
Load EEPROM data when reset  
0h = OUTE0 is mapped to FS0 in fail-safe state  
1h = OUTE0 is mapped to FS1 in fail-safe state  
7.6.3.20 FSMAP3 Register (Offset = 83h) [Reset = X]  
FSMAP3 is shown in 7-117 and described in 7-121.  
Return to the Summary Table.  
7-117. FSMAP3 Register  
7
6
5
4
3
2
1
0
RESERVED  
R-0h  
FSOUTH1  
R/W-X  
FSOUTH0  
R/W-X  
RESERVED  
R-0h  
FSOUTG1  
R/W-X  
FSOUTG0  
R/W-X  
7-121. FSMAP3 Register Field Descriptions  
Bit  
Field  
Type  
Reset  
Description  
7-6  
5
RESERVED  
FSOUTH1  
R
0h  
Reserved  
R/W  
X
Fail-safe state control input mapping for OUTH1  
Load EEPROM data when reset  
0h = OUTH1 is mapped to FS0 in fail-safe state  
1h = OUTH1 is mapped to FS1 in fail-safe state  
4
FSOUTH0  
R/W  
X
Fail-safe state control input mapping for OUTH0  
Load EEPROM data when reset  
0h = OUTH0 is mapped to FS0 in fail-safe state  
1h = OUTH0 is mapped to FS1 in fail-safe state  
3-2  
1
RESERVED  
FSOUTG1  
R
0h  
X
Reserved  
R/W  
Fail-safe state control input mapping for OUTG1  
Load EEPROM data when reset  
0h = OUTG1 is mapped to FS0 in fail-safe state  
1h = OUTG1 is mapped to FS1 in fail-safe state  
Copyright © 2023 Texas Instruments Incorporated  
English Data Sheet: SLVSG60  
98  
Submit Document Feedback  
Product Folder Links: TPS929160-Q1  
 
 
 
 
 
 复制成功!