欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320TCI6487 参数 Datasheet PDF下载

TMS320TCI6487图片预览
型号: TMS320TCI6487
PDF下载: 下载PDF文件 查看货源
内容描述: 通信基础设施数字信号处理器 [Communications Infrastructure Digital Signal Processor]
分类和应用: 数字信号处理器通信
文件页数/大小: 206 页 / 2183 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320TCI6487的Datasheet PDF文件第120页浏览型号TMS320TCI6487的Datasheet PDF文件第121页浏览型号TMS320TCI6487的Datasheet PDF文件第122页浏览型号TMS320TCI6487的Datasheet PDF文件第123页浏览型号TMS320TCI6487的Datasheet PDF文件第125页浏览型号TMS320TCI6487的Datasheet PDF文件第126页浏览型号TMS320TCI6487的Datasheet PDF文件第127页浏览型号TMS320TCI6487的Datasheet PDF文件第128页  
TMS320TCI6487  
TMS320TCI6488  
Communications Infrastructure Digital Signal Processor  
SPRS358FAPRIL 2007REVISED AUGUST 2008  
www.ti.com  
8.7.3.8 PLL Controller Clock Align Control Register  
The PLL controller clock align control register (ALNCTL) is shown in Figure 8-18 and described in  
Table 8-28.  
31  
16  
Reserved  
R-0  
15  
14  
13  
Rsvd ALN13 Rsvd ALN11  
R-1 R-1 R-1 R-1  
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset  
12  
11  
10  
9
0
Reserved  
R-0  
Reserved  
R-1  
Figure 8-18. PLL Controller Clock Align Control Register (ALNCTL) [Hex Address: 029A 0140]  
Table 8-28. PLL Controller Clock Align Control Register (ALNCTL) Field Descriptions  
Bit  
Field  
Value Description  
31:14 Reserved  
0
1
Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.  
13  
12  
Reserved  
ALN13  
Reserved. The reserved bit location is always read as 1. A value written to this field has no effect.  
SYSCLK13 alignment. Do not change the default values of these fields.  
0
1
1
Do not align SYSCLK13 to other SYSCLKs during GO operation. If SYS13 in DCHANGE is set to  
1, SYSCLK13 switches to the new ratio immediately after the GOSET bit in PLLCMD is set.  
Align SYSCLK13 to other SYSCLKs selected in ALNCTL when the GOSET bit in PLLCMD is set.  
The SYSCLK13 ratio is set to the ratio programmed in the RATIO bit in PLLDIV13.  
11  
10  
Reserved  
ALN11  
Reserved. The reserved bit location is always read as 1. A value written to this field has no effect.  
SYSCLK11 alignment. Do not change the default values of these fields.  
0
1
1
Do not align SYSCLK11 to other SYSCLKs during GO operation. If SYS11 in DCHANGE is set to  
1, SYSCLK11 switches to the new ratio immediately after the GOSET bit in PLLCMD is set.  
Align SYSCLK11 to other SYSCLKs selected in ALNCTL when the GOSET bit in PLLCMD is set.  
The SYSCLK11 ratio is set to the ratio programmed in the RATIO bit in PLLDIV11.  
9:0  
Reserved  
Reserved. The reserved bit location is always read as 1. A value written to this field has no effect.  
124  
Peripheral Information and Electrical Specifications  
Submit Documentation Feedback  
 
 
 复制成功!