ST10F276E
Functional description
3
Functional description
The architecture of the ST10F276E combines advantages of both RISC and CISC
processors and an advanced peripheral subsystem. The block diagram gives an overview of
the different on-chip components and the high bandwidth internal bus structure of the
ST10F276E.
Figure 3.
Block diagram
ꢀꢄ
ꢀꢄ
ꢀꢄ
ꢈꢁ
8&,!3(
ꢈꢁꢉ +"
)&,!3(
ꢃꢀꢁ +"
)2!-
ꢁ +"
#05ꢅ#ORE AND -!# 5NIT
ꢀꢄ ꢀꢄ
82!-
ꢇꢆ +"
824#
7ATCHDOG
/SCILLATOR
0%#
ꢀꢄ
ꢀꢄ
ꢀꢄ
ꢀꢄ
82!-
ꢀꢄ +"
ꢍ34"9ꢏ
ꢈꢁ K(Z
/SCILLATOR
807-
8!3#
82!-
ꢁ +"
ꢍ0%#ꢏ
ꢀꢄ ꢀꢄ
ꢀꢄ ꢀꢄ
ꢀꢄ ꢀꢄ
)NTERRUPT #ONTROLLER
0,,
ꢃ6ꢅꢀꢌꢆ6
6OLTAGE
2EGULATOR
8)ꢁ#
833#
8#!.ꢀ
8#!.ꢁ
ꢀꢄ
ꢀꢄ
ꢆ
ꢀꢄ
"2' "2'
0ORT ꢄ
0ORT ꢃ
ꢀꢄ
0ORT ꢈ
ꢀꢃ
0ORT ꢊ
0ORT ꢆ
ꢆ
ꢆ
ꢆ
'!0'2)ꢉꢉꢈꢁꢉ
Doc ID 12303 Rev 3
23/235
STMICROELECTRONICS [ ST ]
