欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST10F276S-4T3 参数 Datasheet PDF下载

ST10F276S-4T3图片预览
型号: ST10F276S-4T3
PDF下载: 下载PDF文件 查看货源
内容描述: 16位MCU与MAC单元832 KB的闪存和68 KB的RAM [16-bit MCU with MAC unit 832 Kbyte Flash memory and 68 Kbyte RAM]
分类和应用: 闪存
文件页数/大小: 235 页 / 2491 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号ST10F276S-4T3的Datasheet PDF文件第15页浏览型号ST10F276S-4T3的Datasheet PDF文件第16页浏览型号ST10F276S-4T3的Datasheet PDF文件第17页浏览型号ST10F276S-4T3的Datasheet PDF文件第18页浏览型号ST10F276S-4T3的Datasheet PDF文件第20页浏览型号ST10F276S-4T3的Datasheet PDF文件第21页浏览型号ST10F276S-4T3的Datasheet PDF文件第22页浏览型号ST10F276S-4T3的Datasheet PDF文件第23页  
ST10F276E  
Pin data  
Table 1.  
Symbol  
Pin description (continued)  
Pin  
Type  
Function  
15-bit (P3.14 is missing) bidirectional I/O port, bit-wise programmable for input or  
65-70,  
73-80,  
81  
I/O output via direction bit. Programming an I/O pin as input forces the  
I/O corresponding output driver to high impedance state. Port 3 outputs can be  
I/O configured as push-pull or open drain drivers. The input threshold of Port 3 is  
selectable (TTL or CMOS). The following Port 3 pins have alternate functions:  
65  
66  
67  
68  
69  
70  
73  
74  
75  
76  
77  
78  
79  
I
O
I
P3.0  
P3.1  
P3.2  
P3.3  
P3.4  
P3.5  
P3.6  
P3.7  
T0IN  
CAPCOM1: timer T0 count input  
T6OUT  
CAPIN  
T3OUT  
T3EUD  
T4IN  
GPT2: timer T6 toggle latch output  
GPT2: register CAPREL capture input  
O
I
GPT1: timer T3 toggle latch output  
GPT1: timer T3 external up/down control input  
GPT1; timer T4 input for count/gate/reload/capture  
GPT1: timer T3 count/gate input  
I
P3.0 - P3.5  
P3.6 - P3.13,  
P3.15  
I
T3IN  
I
T2IN  
GPT1: timer T2 input for count/gate/reload / capture  
SSC0: master-receiver/slave-transmitter I/O  
SSC0: master-transmitter/slave-receiver O/I  
ASC0: clock / data output (asynchronous/synchronous)  
ASC0: data input (asynchronous) or I/O (synchronous)  
External memory high byte enable signal  
External memory high byte write strobe  
SSC0: master clock output / slave clock input  
I/O P3.8  
I/O P3.9  
MRST0  
MTSR0  
O
P3.10 TxD0  
I/O P3.11 RxD0  
O
P3.12 BHE  
WRH  
80  
81  
I/O P3.13 SCLK0  
P3.15 CLKOUT  
System clock output (programmable divider on CPU  
clock)  
O
Doc ID 12303 Rev 3  
19/235  
 复制成功!