欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT41J256M4 参数 Datasheet PDF下载

MT41J256M4图片预览
型号: MT41J256M4
PDF下载: 下载PDF文件 查看货源
内容描述: DDR3 SDRAM MT41J256M4 â ????梅格32 ×4× 8银行MT41J128M8 â ????梅格16 ×8× 8银行MT41J64M16 â ???? 8梅格×16× 8银行 [DDR3 SDRAM MT41J256M4 – 32 Meg x 4 x 8 banks MT41J128M8 – 16 Meg x 8 x 8 banks MT41J64M16 – 8 Meg x 16 x 8 banks]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 214 页 / 2938 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT41J256M4的Datasheet PDF文件第40页浏览型号MT41J256M4的Datasheet PDF文件第41页浏览型号MT41J256M4的Datasheet PDF文件第42页浏览型号MT41J256M4的Datasheet PDF文件第43页浏览型号MT41J256M4的Datasheet PDF文件第45页浏览型号MT41J256M4的Datasheet PDF文件第46页浏览型号MT41J256M4的Datasheet PDF文件第47页浏览型号MT41J256M4的Datasheet PDF文件第48页  
1Gb: x4, x8, x16 DDR3 SDRAM  
Electrical Specifications – IDD Specifications and Conditions  
Table 19: IDD7 Measurement Loop (Continued)  
16  
17  
18  
3 × nFAW + nRRD  
3 × nFAW + 2 × nRRD  
3 × nFAW + 3 × nRRD  
3 × nFAW + 4 × nRRD  
3 × nFAW + 4 × nRRD + 1  
Repeat sub-loop 11, use BA[2:0] = 5  
Repeat sub-loop 10, use BA[2:0] = 6  
Repeat sub-loop 11, use BA[2:0] = 7  
D
1
0
0
0
0
7
0
0
0
0
0
19  
Repeat cycle 3 × nFAW + 4 × nRRD until 4 × nFAW - 1, if needed  
1. DQ, DQS, DQS# are midlevel unless driven as required by the RD command.  
Notes:  
2. DM is LOW.  
3. Burst sequence is driven on each DQ signal by the RD command.  
4. AL = CL-1.  
PDF: 09005aef826aa906  
1Gb_DDR3_SDRAM.pdf - Rev. L 03/13 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
44  
‹ 2006 Micron Technology, Inc. All rights reserved.  
 复制成功!