HSP50110
Waveforms
t
CP
t
t
CH
CL
CLK
t
t
DS
DH
IIN9-0, QIN9-0,
ENI, PH1-0,
CFLD, COF,
SOF, COFSYNC,
SOFSYNC
t
t
WRH
WRL
IOUT9-0, QOUT9-0,
WR
DATARDY, LOTP,
SSTRB, SPH4-0,
HI/LO
t
DO
t
t
WS
WH
t
WC
C0-7, A0-2
WR
FIGURE 26. TIMING RELATIVE TO WR
FIGURE 27. TIMING RELATIVE TO CLK
OEI
OEQ
1.5V
1.5V
t
OD
t
OE
t
RF
t
RF
1.7V
1.3V
OUTI9-0
OUTQ9-0
2.0V
0.8V
FIGURE 28. OUTPUT RISE AND FALL TIMES
FIGURE 29. OUTPUT ENABLE/DISABLE
t
RDL
RD
C0-7
t
t
ROD
RDO
FIGURE 30. TIMING RELATIVE TO READ
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
3-252
INTERSIL [ Intersil ]
