欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16Q240C8N 参数 Datasheet PDF下载

EP3C16Q240C8N图片预览
型号: EP3C16Q240C8N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 15408 CLBs, 472.5MHz, 15408-Cell, CMOS, PQFP240, 34.60 X 34.60 MM, 4.10 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LEAD FREE, QFP-240]
分类和应用: 时钟可编程逻辑
文件页数/大小: 34 页 / 836 K
品牌: INTEL [ INTEL ]
 浏览型号EP3C16Q240C8N的Datasheet PDF文件第15页浏览型号EP3C16Q240C8N的Datasheet PDF文件第16页浏览型号EP3C16Q240C8N的Datasheet PDF文件第17页浏览型号EP3C16Q240C8N的Datasheet PDF文件第18页浏览型号EP3C16Q240C8N的Datasheet PDF文件第20页浏览型号EP3C16Q240C8N的Datasheet PDF文件第21页浏览型号EP3C16Q240C8N的Datasheet PDF文件第22页浏览型号EP3C16Q240C8N的Datasheet PDF文件第23页  
Chapter 1: Cyclone III Device Datasheet  
1–19  
Switching Characteristics  
Table 1–27. Cyclone III Devices Emulated RSDS_E_1R Transmitter Timing Specifications (1) (Part 2 of 2)  
C6  
C7, I7  
C8, A7  
Symbol  
Modes  
Unit  
Min  
100  
80  
Typ  
Max  
170  
170  
170  
170  
170  
170  
55  
Min  
100  
80  
Typ  
Max  
170  
170  
170  
170  
170  
170  
55  
Min  
100  
80  
Typ  
Max  
170  
170  
170  
170  
170  
170  
55  
×10  
×8  
×7  
×4  
×2  
×1  
Mbps  
Mbps  
Mbps  
Mbps  
Mbps  
Mbps  
%
Device  
operation in  
Mbps  
70  
70  
70  
40  
40  
40  
20  
20  
20  
10  
10  
10  
tDUTY  
45  
45  
45  
TCCS  
200  
200  
200  
ps  
Output jitter  
(peak to  
peak)  
500  
500  
550  
ps  
ps  
20 – 80%,  
tRISE  
500  
500  
500  
C
LOAD = 5 pF  
20 – 80%,  
tFALL  
500  
1
500  
1
500  
1
ps  
C
LOAD = 5 pF  
(2)  
tLOCK  
ms  
Notes to Table 1–27:  
(1) Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O banks.  
(2) tLOCK is the time required for the PLL to lock from the end of device configuration.  
Table 1–28. Cyclone III Devices Mini-LVDS Transmitter Timing Specifications (1), (2) (Part 1 of 2)  
C6  
C7, I7  
C8, A7  
Symbol  
Modes  
Unit  
Min  
5
Typ  
Max  
200  
200  
200  
200  
200  
400  
400  
400  
400  
400  
400  
400  
55  
Min  
5
Typ  
Max  
155.5  
155.5  
155.5  
155.5  
155.5  
311  
Min  
5
Typ  
Max  
155.5  
155.5  
155.5  
155.5  
155.5  
311  
×10  
×8  
×7  
×4  
×2  
×1  
×10  
×8  
×7  
×4  
×2  
×1  
MHz  
MHz  
MHz  
MHz  
MHz  
MHz  
Mbps  
Mbps  
Mbps  
Mbps  
Mbps  
Mbps  
%
5
5
5
f
HSCLK (input  
clock  
frequency)  
5
5
5
5
5
5
5
5
5
5
5
5
100  
80  
70  
40  
20  
10  
45  
100  
80  
70  
40  
20  
10  
45  
311  
100  
80  
70  
40  
20  
10  
45  
311  
311  
311  
Device  
operation in  
Mbps  
311  
311  
311  
311  
311  
311  
311  
311  
tDUTY  
55  
55  
TCCS  
200  
200  
200  
ps  
July 2012 Altera Corporation  
Cyclone III Device Handbook  
Volume 2  
 复制成功!