欢迎访问ic37.com |
会员登录 免费注册
发布采购

5SGSMD5K2F40I2LN 参数 Datasheet PDF下载

5SGSMD5K2F40I2LN图片预览
型号: 5SGSMD5K2F40I2LN
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 457000-Cell, CMOS, PBGA1517, FBGA-1517]
分类和应用: 可编程逻辑
文件页数/大小: 72 页 / 1228 K
品牌: INTEL [ INTEL ]
 浏览型号5SGSMD5K2F40I2LN的Datasheet PDF文件第39页浏览型号5SGSMD5K2F40I2LN的Datasheet PDF文件第40页浏览型号5SGSMD5K2F40I2LN的Datasheet PDF文件第41页浏览型号5SGSMD5K2F40I2LN的Datasheet PDF文件第42页浏览型号5SGSMD5K2F40I2LN的Datasheet PDF文件第44页浏览型号5SGSMD5K2F40I2LN的Datasheet PDF文件第45页浏览型号5SGSMD5K2F40I2LN的Datasheet PDF文件第46页浏览型号5SGSMD5K2F40I2LN的Datasheet PDF文件第47页  
Switching Characteristics  
Page 43  
Table 33. Memory Block Performance Specifications for Stratix V Devices (1), (2) (Part 2 of 2)  
Resources Used  
Performance  
I3,  
Memory  
Mode  
Unit  
C2,  
C2L  
ALUTs Memory  
C1  
C3  
C4  
I2, I2L I3L,  
I3YY  
I4  
Single-port, all  
supported widths  
0
0
1
1
700  
700  
700  
700  
650  
650  
550  
550  
700  
700  
500  
500  
450 MHz  
450 MHz  
Simple dual-port, all  
supported widths  
Simple dual-port with  
the read-during-write  
option set to Old Data,  
all supported widths  
0
0
0
1
1
1
525  
450  
600  
525  
450  
600  
455  
400  
500  
400  
350  
450  
525  
450  
600  
455  
400  
500  
400 MHz  
350 MHz  
450 MHz  
M20K  
Block  
Simple dual-port with  
ECC enabled, 512 × 32  
Simple dual-port with  
ECC and optional  
pipeline registers  
enabled, 512 × 32  
True dual port, all  
supported widths  
0
0
1
1
700  
700  
700  
700  
650  
650  
550  
550  
700  
700  
500  
500  
450 MHz  
450 MHz  
ROM, all supported  
widths  
Notes to Table 33:  
(1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL  
set to 50% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.  
(2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in FMAX  
.
(3) The FMAX specification is only achievable with Fitter options, MLAB Implementation In 16-Bit Deep Mode enabled.  
Temperature Sensing Diode Specifications  
Table 34 lists the internal TSD specification.  
Table 34. Internal Temperature Sensing Diode Specification  
Minimum  
Resolution  
with no  
Offset  
Calibrated  
Option  
Temperature  
Range  
Conversion  
Time  
Accuracy  
Sampling Rate  
Resolution  
Missing Codes  
–40°C to 100°C  
8°C  
No  
1 MHz, 500 KHz  
< 100 ms  
8 bits  
8 bits  
Table 35 lists the specifications for the Stratix V external temperature sensing diode.  
Table 35. External Temperature Sensing Diode Specifications for Stratix V Devices  
Description  
Min  
8
Typ  
Max  
200  
0.9  
Unit  
A  
V
Ibias, diode source current  
V
bias, voltage across diode  
0.3  
Series resistance  
< 1  
Diode ideality factor  
1.006  
1.008  
1.010  
December 2015 Altera Corporation  
Stratix V Device Datasheet  
 复制成功!