欢迎访问ic37.com |
会员登录 免费注册
发布采购

319973-003 参数 Datasheet PDF下载

319973-003图片预览
型号: 319973-003
PDF下载: 下载PDF文件 查看货源
内容描述: 英特尔I / O控制器中枢10 [Intel I/O Controller Hub 10]
分类和应用: 控制器
文件页数/大小: 840 页 / 5889 K
品牌: INTEL [ INTEL ]
 浏览型号319973-003的Datasheet PDF文件第154页浏览型号319973-003的Datasheet PDF文件第155页浏览型号319973-003的Datasheet PDF文件第156页浏览型号319973-003的Datasheet PDF文件第157页浏览型号319973-003的Datasheet PDF文件第159页浏览型号319973-003的Datasheet PDF文件第160页浏览型号319973-003的Datasheet PDF文件第161页浏览型号319973-003的Datasheet PDF文件第162页  
Functional Description  
The ICH provides filtering for short low glitches on the THRMTRIP# signal in order to  
prevent erroneous system shut downs from noise. Glitches shorter than 25nsec are  
ignored.  
During boot, THRMTRIP# is ignored until SLP_S3#, PWROK, VRMPWRGD/VGATE, and  
PLTRST# are all ‘1. During entry into a powered-down state (due to S3, S4, S5 entry,  
power cycle reset, etc.) THRMTRIP# is ignored until either SLP_S3# = 0, or  
PWROK = 0, or VRMPWRGD/VGATE = 0.  
Note:  
A thermal trip event will:  
• Set the AFTERG3_EN bit  
• Clear the PWRBTN_STS bit  
• Clear all the GPE0_EN register bits  
• Clear the SMB_WAK_STS bit only if SMB_SAK_STS was set due to SMBus slave  
receiving message and not set due to SMBAlert  
5.13.8.6  
BMBUSY#  
The BMBUSY# signal is an input from a graphics component to indicate if it is busy. If  
prior to going to the C3 state, the BMBUSY# signal is active, then the BM_STS bit will  
be set. If after going to the C3 state, the BMBUSY# signal goes back active, the ICH10  
will treat this as if one of the PCI REQ# signals went active. This is treated as a break  
event.  
5.13.9  
ALT Access Mode  
Before entering a low power state, several registers from powered down parts may  
need to be saved. In the majority of cases, this is not an issue, as registers have read  
and write paths. However, several of the ISA compatible registers are either read only  
or write only. To get data out of write-only registers, and to restore data into read-only  
registers, the ICH10 implements an ALT access mode.  
If the ALT access mode is entered and exited after reading the registers of the ICH10  
timer (8254), the timer starts counting faster (13.5 ms). The following steps listed  
below can cause problems:  
1. BIOS enters ALT access mode for reading the ICH10 timer related registers.  
2. BIOS exits ALT access mode.  
3. BIOS continues through the execution of other needed steps and passes control to  
the operating system.  
After getting control in step #3, if the operating system does not reprogram the system  
timer again, the timer ticks may be happening faster than expected. For example DOS  
and its associated software assume that the system timer is running at 54.6 ms and as  
a result the time-outs in the software may be happening faster than expected.  
Operating systems (e.g., Microsoft Windows* 98, Windows* 2000, and Windows NT*)  
reprogram the system timer and therefore do not encounter this problem.  
For some other operating systems (e.g., Microsoft MS-DOS*) the BIOS should restore  
the timer back to 54.6 ms before passing control to the operating system. If the BIOS  
is entering ALT access mode before entering the suspend state it is not necessary to  
restore the timer contents after the exit from ALT access mode.  
158  
Datasheet  
 复制成功!