欢迎访问ic37.com |
会员登录 免费注册
发布采购

319973-003 参数 Datasheet PDF下载

319973-003图片预览
型号: 319973-003
PDF下载: 下载PDF文件 查看货源
内容描述: 英特尔I / O控制器中枢10 [Intel I/O Controller Hub 10]
分类和应用: 控制器
文件页数/大小: 840 页 / 5889 K
品牌: INTEL [ INTEL ]
 浏览型号319973-003的Datasheet PDF文件第150页浏览型号319973-003的Datasheet PDF文件第151页浏览型号319973-003的Datasheet PDF文件第152页浏览型号319973-003的Datasheet PDF文件第153页浏览型号319973-003的Datasheet PDF文件第155页浏览型号319973-003的Datasheet PDF文件第156页浏览型号319973-003的Datasheet PDF文件第157页浏览型号319973-003的Datasheet PDF文件第158页  
Functional Description  
Table 5-33. Transitions Due to Power Failure  
State at Power Failure  
AFTERG3_EN bit  
Transition When Power Returns  
1
0
S5  
S0  
S0, S1, S3  
1
0
S4  
S0  
S4  
S5  
1
0
S5  
S0  
5.13.7  
Thermal Management  
The ICH10 has mechanisms to assist with managing thermal problems in the system.  
5.13.7.1  
THRM# Signal  
The THRM# signal is used as a status input for a thermal sensor. Based on the THRM#  
signal going active, the ICH10 generates an SMI# or SCI (depending on SCI_EN).  
If the THRM_POL bit is set low, when the THRM# signal goes low, the THRM_STS bit  
will be set. This is an indicator that the thermal threshold has been exceeded. If the  
THRM_EN bit is set, then when THRM_STS goes active, either an SMI# or SCI will be  
generated (depending on the SCI_EN bit being set).  
The power management software (BIOS or ACPI) can then take measures to start  
reducing the temperature. Examples include shutting off unwanted subsystems, or  
halting the processor.  
By setting the THRM_POL bit to high, another SMI# or SCI can optionally be generated  
when the THRM# signal goes back high. This allows the software (BIOS or ACPI) to  
turn off the cooling methods.  
Note:  
THRM# assertion does not cause a TCO event message in S3 or S4. The level of the  
signal is not reported in the heartbeat message.  
5.13.7.2  
Software Initiated Passive Cooling  
This mode is initiated by software setting the THTL_EN or FORCE_THTL bits.  
Software sets the THTL_DTY or THRM_DTY bits to select throttle ratio and THTL_EN or  
FORCE_THTL bit to enable the throttling.  
Throttling results in STPCLK# active for a minimum time of 12.5% and a maximum of  
87.5%. The period is 1024 PCI clocks. Thus, the STPCLK# signal can be active for as  
little as 128 PCI clocks or as much as 896 PCI clocks. The actual slowdown (and  
cooling) of the processor depends on the instruction stream, because the processor is  
allowed to finish the current instruction. Furthermore, the ICH10 waits for the STOP-  
GRANT cycle before starting the count of the time the STPCLK# signal is active.  
154  
Datasheet  
 复制成功!