CS5463
6.1.23 Fundamental Reactive Power Register ( QH )
Address: 31 (read only)
MSB
LSB
0
-1
-2
-3
-4
-5
-6
-7
-17
-18
-19
-20
-21
-22
-23
.....
-(2 )
2
2
2
2
2
2
2
2
2
2
2
2
2
2
Fundamental Reactive Power (Q ) is calculated by performing a discrete Fourier transform (DFT) at the relevant
H
frequency on the V and I channels. The value is represented in two's complement notation and in the range of
-1.0 ≤ Q < 1.0, with the binary point to the right of the MSB.
H
6.1.24 Page Register
Address: 31 (write only)
MSB
LSB
6
5
4
3
2
1
0
2
2
2
2
2
2
2
Default = 0x00
Determines which register page the serial port will access.
6.2 Page 1 Registers
6.2.1 Temperature Gain Register ( TGain
)
Address: 2
MSB
LSB
6
5
4
3
2
1
0
-1
-11
-12
-13
-14
-15
-16
-17
.....
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
Default = 0x34E2E7 = 26.443169
Sets the temperature channel gain. Temperature gain (T
) is utilized to convert from one temperature scale
Gain
to another. The Celsius scale (oC) is the default. Values will be within in the range of 0 ≤ T
< 128. The value
Gain
is represented in unsigned notation, with the binary point to the right of bit 7th MSB. See Section 5.7 On-chip
Temperature Sensor on page 19.
6.2.2 Temperature Offset Register ( TOff
)
Address: 3
MSB
LSB
0
-1
-2
-3
-4
-5
-6
-7
-17
-18
-19
-20
-21
-22
-23
.....
-(2 )
2
2
2
2
2
2
2
2
2
2
2
2
2
2
Default = 0xF3E7D0 = -0.094488
Temperature offset (T ) is used to remove the temperature channel’s offset at the zero degree reading. Values
off
are represented in two's complement notation and in the range of -1.0 ≤ Toff < 1.0, with the binary point to the
right of the MSB.
34
DS678PP1