欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1AGX50DF780C6 参数 Datasheet PDF下载

EP1AGX50DF780C6图片预览
型号: EP1AGX50DF780C6
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 50160 CLBs, 640MHz, PBGA780, 29 X 29 MM, 1 MM PITCH, FBGA-780]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 296 页 / 3505 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1AGX50DF780C6的Datasheet PDF文件第125页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第126页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第127页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第128页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第130页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第131页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第132页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第133页  
Arria GX Architecture  
f
For more information about differential on-chip termination, refer to the  
High-Speed Differential I/O Interfaces with DPA in Arria GX Devices chapter  
in volume 2 of the Arria GX Device Handbook.  
For more information about tolerance specifications for differential  
on-chip termination, refer to the DC & Switching Characteristics chapter in  
volume 1 of the Arria GX Device Handbook.  
On-Chip Series Termination  
Arria GX devices support driver impedance matching to provide the I/O  
driver with controlled output impedance that closely matches the  
impedance of the transmission line. As a result, reflections can be  
significantly reduced. Arria GX devices support on-chip series  
termination for single-ended I/O standards with typical RS values of 25  
and 50 Ω. Once matching impedance is selected, current drive strength is  
no longer selectable. Table 2–26 shows the list of output standards that  
support on-chip series termination.  
f
f
For more information about series on-chip termination supported by  
Arria GX devices, refer to the Selectable I/O Standards in Arria GX Devices  
chapter in volume 2 of the Arria GX Device Handbook.  
For more information about tolerance specifications for on-chip  
termination without calibration, refer to the DC & Switching  
Characteristics chapter in volume 1 of the Arria GX Device Handbook.  
MultiVolt I/O Interface  
The Arria GX architecture supports the MultiVolt I/O interface feature  
that allows Arria GX devices in all packages to interface with systems of  
different supply voltages. Arria GX VCCINTpins must always be  
connected to a 1.2-V power supply. With a 1.2-V VCCINT level, input pins  
are 1.2-, 1.5-, 1.8-, 2.5-, and 3.3-V tolerant. The VCCIOpins can be  
connected to either a 1.2-, 1.5-, 1.8-, 2.5-, or 3.3-V power supply,  
depending on the output requirements. The output levels are compatible  
with systems of the same voltage as the power supply (for example, when  
VCCIOpins are connected to a 1.5-V power supply, the output levels are  
compatible with 1.5-V systems). Arria GX VCCPDpower pins must be  
connected to a 3.3-V power supply. These power pins are used to supply  
the pre-driver power to the output buffers, which increases the  
performance of the output pins. The VCCPDpins also power  
configuration input pins and JTAG input pins.  
Altera Corporation  
May 2008  
2–121  
Arria GX Device Handbook, Volume 1  
 复制成功!