欢迎访问ic37.com |
会员登录 免费注册
发布采购

W89C840F 参数 Datasheet PDF下载

W89C840F图片预览
型号: W89C840F
PDF下载: 下载PDF文件 查看货源
内容描述: 局域网节点控制器\n [LAN NODE CONTROLLER ]
分类和应用: 控制器局域网
文件页数/大小: 72 页 / 708 K
品牌: ETC [ ETC ]
 浏览型号W89C840F的Datasheet PDF文件第33页浏览型号W89C840F的Datasheet PDF文件第34页浏览型号W89C840F的Datasheet PDF文件第35页浏览型号W89C840F的Datasheet PDF文件第36页浏览型号W89C840F的Datasheet PDF文件第38页浏览型号W89C840F的Datasheet PDF文件第39页浏览型号W89C840F的Datasheet PDF文件第40页浏览型号W89C840F的Datasheet PDF文件第41页  
W89C840F  
C04/CTSDR Transmit Start Demand Register  
The register C04/CTSDR is used to request the W89C840F to do a transmission process.  
Bit  
Attribute  
W
Bit name  
TSD  
Description  
31:0  
Transmit Start Demand  
A write to this register will trigger the W89C840F‘ s transmit  
DMA to fetch the descriptor for progressing the transmission  
operation when the W89C840F’ s transmit DMA is staying at the  
suspend state. Otherwise, the write operation will have no effect.  
The W89C840F‘ s transmit DMA will return to the suspend state  
if no descriptor is available. Meanwhile, the bit 2 of C14/CISR  
will be asserted to claim the transmit buffer unavailable  
If there is any descriptor available, W89C840F will start to the  
transmit process.  
C08/CRSDR Receive Start Demand Register  
The register C04/CTSDR is used to request the W89C840F to do a receive process.  
Bit  
Attribute  
W
Bit name  
RSD  
Description  
31:0  
Receive Start Demand  
A write to this register will trigger the W89C840F‘ s receive  
DMA to fetch the descriptor for progressing the receiving  
operation when the W89C840F’ s receive DMA is staying at the  
suspend state. Otherwise, the write operation will have no effect.  
The W89C840F‘ s receive DMA will return to the suspend state  
if no descriptor is available. Meanwhile, the bit 7 of C14/CISR  
will be asserted to claim the receive buffer unavailable.  
If there is any descriptor available, W89C840F will start to the  
receive process and waiting for the incoming frames.  
C0C/CRDLA Receive Descriptors List Addresses  
The r egi st er s C0C/ CRDLA def i ne the start address of the receive descriptor list. It should be updated  
only when the receive DMA state machine is staying at the stop state.  
Bit  
Attribute  
R/W  
Bit name  
SRL  
Description  
31:2  
1:0  
Start of Receive List.  
R/W  
MBZ  
Must be written as 0 for long word alignment.  
Publication Release Date:April 1997  
Revision A1  
- 37 -  
 复制成功!