欢迎访问ic37.com |
会员登录 免费注册
发布采购

PKM32AG-Q 参数 Datasheet PDF下载

PKM32AG-Q图片预览
型号: PKM32AG-Q
PDF下载: 下载PDF文件 查看货源
内容描述: EAGLE是一款多媒体处理器.EAGLE集成了带有DSP特性的32位EISC CPU处理器、H.264解码器、JPEG解码器、2D图像引擎、声音混音器、具有OSD功能的CRT控制器、视频编码器、视频解码接口模块、USB主/从和通用I/O外设接口。 [EAGLE是一款多媒体处理器。EAGLE集成了带有DSP特性的32位EISC CPU处理器、H.264解码器、JPEG解码器、2D图像引擎、声音混音器、具有OSD功能的CRT控制器、视频编码器、视频解码接口模块、USB主/从和通用I/O外设接口。]
分类和应用: 解码器编码器控制器
文件页数/大小: 235 页 / 4257 K
品牌: ETC [ ETC ]
 浏览型号PKM32AG-Q的Datasheet PDF文件第102页浏览型号PKM32AG-Q的Datasheet PDF文件第103页浏览型号PKM32AG-Q的Datasheet PDF文件第104页浏览型号PKM32AG-Q的Datasheet PDF文件第105页浏览型号PKM32AG-Q的Datasheet PDF文件第107页浏览型号PKM32AG-Q的Datasheet PDF文件第108页浏览型号PKM32AG-Q的Datasheet PDF文件第109页浏览型号PKM32AG-Q的Datasheet PDF文件第110页  
EAGLE  
PRELIMINARY  
Ver 1.3  
3.9.4.15 Decoder Frame Buffer Pointer Register (H264FP)  
This register contains a current pointer of the decoder frame buffer.  
Address: FFE0 1C88h  
Bit  
31 : 2  
1 : 0  
R/W  
R
R/W  
Description  
Default Value  
Reserved  
Decoder frame buffer pointer  
-
0h  
3.9.4.16 Scaler Frame Buffer Pointer Register (H264SP)  
This register contains the current Scalar read pointer of the frame buffer.  
Address: FFE0 1C8Ch  
Bit  
31 : 2  
1 : 0  
R/W  
R
R/W  
Description  
Default Value  
Reserved  
Scaler read buffer pointer  
-
0h  
3.9.4.17 Scaler Enable Register (H264SON)  
This register controls the Scalar operations.  
Address: FFE0 1C90h  
Bit  
31 : 1  
0
R/W  
R
R/W  
Description  
Default Value  
Reserved  
Scaler On / Off  
-
0b  
0 : Stops Scaler Operation  
1 : Starts Scaler Operation  
After initialization, setting a ‘1’ to the Scalar On/Off bit in H264SON register starts the operation of Scalar.  
3.9.4.18 Scaler Endian Register (H264SWAP)  
This register programs the Scalar Endian format.  
Address: FFE0 1C94h  
Bit  
31 : 1  
0
R/W  
R
R/W  
Description  
Default Value  
Reserved  
Scaler Endian  
-
0b  
0 : Scaler Big Endian  
1 : Scaler Little Endian  
The default setting of Scalar Endian bit is Big Endian. However, user may reconfigure the Scalar endian to Little  
Endian format  
3.9.5 Decoding Interrupt Related Registers  
3.9.5.1 Interrupt Enable Register (H264INT)  
This register supports the interrupt capability of H.264 Decoder.  
Address: FFE0 1CA0h  
Bit  
31 : 2  
1
R/W  
R
R/W  
Description  
Default Value  
Reserved  
Interrupt Selection between IRQ0 and IRQ1  
0 : H264_IRQ0  
0b  
1 : H264_IRQ1  
0
R/W  
Interrupt Enable  
0b  
Beijing Peak Microtech Co.Ltd.  
CONFIDENTIAL  
106  
 复制成功!