欢迎访问ic37.com |
会员登录 免费注册
发布采购

PKM32AG-Q 参数 Datasheet PDF下载

PKM32AG-Q图片预览
型号: PKM32AG-Q
PDF下载: 下载PDF文件 查看货源
内容描述: EAGLE是一款多媒体处理器.EAGLE集成了带有DSP特性的32位EISC CPU处理器、H.264解码器、JPEG解码器、2D图像引擎、声音混音器、具有OSD功能的CRT控制器、视频编码器、视频解码接口模块、USB主/从和通用I/O外设接口。 [EAGLE是一款多媒体处理器。EAGLE集成了带有DSP特性的32位EISC CPU处理器、H.264解码器、JPEG解码器、2D图像引擎、声音混音器、具有OSD功能的CRT控制器、视频编码器、视频解码接口模块、USB主/从和通用I/O外设接口。]
分类和应用: 解码器编码器控制器
文件页数/大小: 235 页 / 4257 K
品牌: ETC [ ETC ]
 浏览型号PKM32AG-Q的Datasheet PDF文件第98页浏览型号PKM32AG-Q的Datasheet PDF文件第99页浏览型号PKM32AG-Q的Datasheet PDF文件第100页浏览型号PKM32AG-Q的Datasheet PDF文件第101页浏览型号PKM32AG-Q的Datasheet PDF文件第103页浏览型号PKM32AG-Q的Datasheet PDF文件第104页浏览型号PKM32AG-Q的Datasheet PDF文件第105页浏览型号PKM32AG-Q的Datasheet PDF文件第106页  
EAGLE  
PRELIMINARY  
(and H/W Based Decoding for the rest)  
Ver 1.3  
Decoder mode register allows mode switching between fully hardware-based decoding mode and hardware-software  
mixed decoding mode. The default value is set to fully hardware-based decoding mode.  
3.9.3.3 Decoder Endian Register (H264ENDIAN)  
This register programs the Decoder Endian format.  
Address: FFE0 1C08h  
Bit  
31 : 1  
0
R/W  
R
R/W  
Description  
Default Value  
Reserved  
Decoder Endian  
-
0b  
0 : Decoder Big Endian  
1 : Decoder Little Endian  
The default setting of Decoder Endian bit is Big Endian. However, user may reconfigure the decoder endian to Little  
Endian format.  
3.9.3.4 Error Detection Register (H264ERRON)  
This register supports the Error Detection capability of H.264 Decoder  
Address: FFE0 1C0Ch  
Bit  
31 : 1  
0
R/W  
R
R/W  
Description  
Default Value  
Reserved  
Error Detection  
-
1b  
0 : Disable Error Detection Operation  
1 : Enable Error Detection Operation (default)  
Error Detection register enables error detection operation during the data bit-stream decoding process. If an error is  
detected, the decoding process and error detection operation shall resume after the next slice Start Code is found.  
3.9.3.5 Bit-stream Buffer Start Address Register (H264BSA)  
This register programs the Start Address of the bit-stream buffer  
Address: FFE0 1C10h  
Bit  
R/W  
Description  
Default Value  
31 : 0  
R/W  
Bit-stream buffer start address  
0h  
The Bit-stream Buffer Start Address register is used together with the Bit-stream Buffer End Address register to  
allocate external memory space (area) for data bit-stream buffering purposes.  
3.9.3.6 Bit-stream Buffer End Address Register (H264BEA)  
This register programs the End Address of Bit-stream buffer  
Address: FFE0 1C14h  
Bit  
R/W  
Description  
Default Value  
31 : 0  
R/W  
Bit-stream buffer end address  
0h  
3.9.3.7 Bit-stream Buffer Read Address Register (H264BRA)  
This register shows the current read address of bit-stream buffer.  
Address: FFE0 1C18h  
Bit  
R/W  
Description  
Default Value  
31 : 0  
R
Bit-stream Buffer read address by decoder  
0h  
Beijing Peak Microtech Co.Ltd.  
CONFIDENTIAL  
102  
 复制成功!