欢迎访问ic37.com |
会员登录 免费注册
发布采购

FW82443BX 参数 Datasheet PDF下载

FW82443BX图片预览
型号: FW82443BX
PDF下载: 下载PDF文件 查看货源
内容描述: 控制器杂项 - 数据表参考\n [Controller Miscellaneous - Datasheet Reference ]
分类和应用: 控制器
文件页数/大小: 132 页 / 642 K
品牌: ETC [ ETC ]
 浏览型号FW82443BX的Datasheet PDF文件第91页浏览型号FW82443BX的Datasheet PDF文件第92页浏览型号FW82443BX的Datasheet PDF文件第93页浏览型号FW82443BX的Datasheet PDF文件第94页浏览型号FW82443BX的Datasheet PDF文件第96页浏览型号FW82443BX的Datasheet PDF文件第97页浏览型号FW82443BX的Datasheet PDF文件第98页浏览型号FW82443BX的Datasheet PDF文件第99页  
Functional Description  
Note that the 82443BX Device #1 I/O address range registers defined above are used for all I/O  
space allocation for any devices requiring such a window on AGP. These devices would include the  
AGP compliant device and multifunctional AGP compliant devices where one or more functions  
are implemented as PCI devices.  
4.1.5  
Decode Rules and Cross-Bridge Address Mapping  
The address map described above applies globally to accesses arriving on any of the three  
interfaces (i.e., Host bus, PCI or AGP).  
4.1.5.1  
PCI Interface Decode Rules  
The 82443BX accepts accesses from PCI to the following address ranges:  
All memory read and write accesses to Main DRAM  
Memory Write accesses to AGP memory range defined by MBASE, MLIMIT, PMBASE, and  
PMLIMIT. 82443BX will not respond to memory read accesses to this range.  
Memory read/write accesses to the Graphics Aperture defined by APBASE and APSIZE.  
PCI accesses that fall elsewhere within the PCI memory range will not be accepted. PCI cycles not  
explicitly claimed by the 82443BX are either subtractively decoded or master-aborted on PCI.  
4.1.5.2  
AGP Interface Decode Rules  
Cycles Initiated Using PCI Protocol  
Accesses between AGP and PCI are limited to memory writes using the PCI protocol. Write cycles  
are forwarded to PCI if the addresses are not within main DRAM range, AGP memory ranges, or  
Graphics Aperture range.  
The 82443BX will claim AGP initiated memory read transactions decoded to the main DRAM  
range or the Graphics Aperture range. All other memory read requests will be master-aborted by  
the AGP initiator as a consequence of 82443BX not responding to a transaction.  
If agent on AGP issues an I/O, PCI Configuration or PCI Special Cycle transaction, the 82443BX  
will not respond and cycle will result in a master-abort.  
Cycles Initiated Using AGP Protocol  
All cycles must reference main memory (i.e., main DRAM address range or Graphics Aperture  
range which is also physically mapped within DRAM but using different address range).  
AGP-initiated cycles that target DRAM are not snooped on the host bus, even if they fall outside of  
the AGP aperture range.  
If cycle is outside of main memory range then it will terminate as follows:  
Reads: return random value  
Writes: dropped “on the floor” i.e. terminated internally without affecting any buffers or main  
memory  
ECC errors that occur on reads outside of DRAM are not reported or scrubbed.  
82443BX Host Bridge Datasheet  
4-9  
 复制成功!