July 2004
AS91L1006BU
PIN
PIN
PIN
TYPE
Stable state
after port/reset
PIN NAME
NUMBER NUMBER
LQFP
DESCRIPTION
FPBGA
LSP1_AutoWR
OUT
30
J3
Flash, Memory Auto-Write on LSP 1 Logic '1'
when PASS_THRU_ENABLE is
HIGH.
Pin is in Pass-Through mode when
PASS_THRU_ENABLE = 0 and
PASS_THRU_SEL[2:0] = 000;
PRIM_AutoWR is routed to output.
This pin is tri-stated for all other
combinations.
LSP1_DE
OUT
OUT
28
41
J2
J6
Pass-Through Debug Enable Output Logic '1'
on Local Scan Port 1.
Active low output when
PASS_THRU_ENABLE = 0 and
PASS_THRU_SEL[2:0] = 000.
This pin is high for all other
combinations.
LSP2_TCK
IEEE1149.1 Test Clock on LSP 2
when PASS_THRU_ENABLE is
HIGH.
Buffered version
of signal present
on primary TCK
Pin is in Pass-Through mode when
PASS_THRU_ENABLE = 0 and
PASS_THRU_SEL[2:0] = 001.
This pin is tri-stated for all other
combinations.
LSP2_TMS
OUT
42
H6
IEEE1149.1 Test Mode Select on
LSP 2 when PASS_THRU_ENABLE
is HIGH.
Logic '1'
Pin is in Pass-Through mode when
PASS_THRU_ENABLE = 0 and
PASS_THRU_SEL[2:0] = 001.
This pin is tri-stated for all other
combinations.
LSP2_TDO
OUT
45
J7
IEEE1149.1 Test Data Out on LSP 2 Logic '1'
when PASS_THRU_ENABLE is
HIGH.
Pin is in Pass-Through mode when
PASS_THRU_ENABLE = 0 and
PASS_THRU_SEL[2:0] = 001.
This pin is tri-stated for all other
combinations.
www.alsc.com
Alliance Semiconductor
2003, 2004 © Copyright Alliance Semiconductor Corporation. All Rights reserved.
11
ETC [ ETC ]
