<ꢀ5ꢁꢀꢂꢃ<ꢀ.ꢁꢀꢂ
'PJCPEGFꢄ<ꢁꢀꢂꢄ/KETQRTQEGUUQT
ZiLOG
&/#ꢄ$;6'ꢄ%1706ꢄ4')+56'4ꢄ%*#00'.ꢄꢂꢄ
The DMA Byte Count Register Channel 0 specifies the
number of bytes to be transferred. This register contains 16
bits and may specify up to 64-KB transfers. When one byte
is transferred, the register is decremented by one. If P bytes
should be transferred, P must be stored before the DMA op-
eration.
&/#ꢄ$[VGꢄ%QWPVꢄ4GIKUVGTꢄ%JCPPGNꢄꢂꢄ*KIJ
/PGOQPKEꢄ$%4ꢂ*
#FFTGUUꢄꢇꢐ*
0QVGꢅ All DMA Count Register channels are undefined during
4'5'6.
(KIWTG ꢈꢇꢆ &/#ꢄ$[VGꢄ%QWPVꢄ4GIKUVGTꢄꢂꢄ*KIJ
&/#ꢄ$[VGꢄ%QWPVꢄ4GIKUVGTꢄ%JCPPGNꢄꢁꢄ.QY
&/#ꢄ$[VGꢄ%QWPVꢄ4GIKUVGTꢄ%JCPPGNꢄꢂꢄ.QY
/PGOQPKEꢄ$%4ꢁ.
#FFTGUUꢄꢇ'*
/PGOQPKEꢄ$%4ꢂ.
#FFTGUUꢄꢇꢈ*
(KIWTG ꢈꢋꢆ &/#ꢄ$[VGꢄ%QWPVꢄ4GIKUVGTꢄꢁꢄ.QY
(KIWTG ꢈꢁꢆ &/#ꢄ$[VGꢄ%QWPVꢄ4GIKUVGTꢄꢂꢄ.QY
&/#ꢄ$[VGꢄ%QWPVꢄ4GIKUVGTꢄ%JCPPGNꢄꢁꢄ*KIJ
/PGOQPKEꢄ$%4ꢁ*
#FFTGUUꢄꢇ(*
(KIWTG ꢈꢉꢆ &/#ꢄ$[VGꢄ%QWPVꢄ4GIKUVGTꢄꢁꢄ*KIJ
&5ꢀꢀꢁꢀꢀꢂꢃ</2ꢀꢂꢀꢀ
2ꢅ4ꢅ'ꢅ.ꢅ+ꢅ/ꢅ+ꢅ0ꢅ#ꢅ4ꢅ;
ꢏꢏ
ZILOG [ ZILOG, INC. ]
