<ꢀ5ꢁꢀꢂꢃ<ꢀ.ꢁꢀꢂ
'PJCPEGFꢄ<ꢁꢀꢂꢄ/KETQRTQEGUUQT
ZiLOG
&/#ꢄ&'56+0#6+10ꢄ#&&4'55ꢄ4')+56'4ꢄ%*#00'.ꢄꢂ
The DMA Destination Address Register Channel 0
specifies the physical destination address for channel 0
transfers. The register contains 20 bits and can specify up
to 1024-KB memory addresses or up to 64-KB I/O
addresses. Channel 0 destination can be memory, I/O, or
memory mapped I/O. For I/O, the /5 bits of this register
identify the Request Handshake signal for channel 0.
&/#ꢄ&GUVKPCVKQPꢄ#FFTGUUꢄ4GIKUVGTꢄ
%JCPPGN ꢂ$
/PGOQPKEꢄꢂ$
#FFTGUUꢄꢇꢑ*
#ꢄꢋ #ꢄꢁ
4GUGTXGF
&/#ꢄ&GUVKPCVKQPꢄ#FFTGUUꢄ4GIKUVGTꢄ%JCPPGN ꢂꢄ
.QY
(KIWTG ꢈꢂꢆ &/#ꢄ&GUVKPCVKQPꢄ#FFTGUUꢄ4GIKUVGTꢄ%JCPPGNꢄ
ꢂ$
/PGOQPKEꢄꢂ.
#FFTGUUꢄꢇꢋ*
If the DMA destination is in I/O space, bits ꢄ ꢀ of this reg-
ister select the DMA request signal for DMA0, as follows:
(KIWTG ꢑꢀꢆ &/#ꢄ&GUVKPCVKQPꢄ#FFTGUUꢄ4GIKUVGTꢄ%JCPPGNꢄ
ꢂꢄ.QY
$KVꢄꢁ
$KVꢄꢂ
ꢌ#ꢁꢐꢍ
ꢌ#ꢁꢈꢍ &/#ꢄ6TCPUHGTꢄ4GSWGUVꢄ
ꢀ
ꢀ
ꢄ
ꢄ
ꢀ
ꢄ
ꢀ
ꢄ
&4'3ꢀꢅꢈGZVGTPCNꢉ
6&4ꢀꢅꢈ#5%+ꢀꢉ
6&4ꢄꢅꢈ#5%+ꢄꢉ
0QVꢅ7UGF
&/#ꢄ&GUVKPCVKQPꢄ#FFTGUUꢄ4GIKUVGTꢄ%JCPPGN ꢂꢄ
*KIJ
/PGOQPKEꢄꢂ*
#FFTGUUꢄꢇꢉ*
(KIWTG ꢑꢏꢆ &/#ꢄ&GUVKPCVKQPꢄ#FFTGUUꢄ4GIKUVGTꢄ%JCPPGNꢄ
ꢂꢄ*KIJ
ꢏꢎ
2ꢅ4ꢅ'ꢅ.ꢅ+ꢅ/ꢅ+ꢅ0ꢅ#ꢅ4ꢅ;
&5ꢀꢀꢁꢀꢀꢂꢃ</2ꢀꢂꢀꢀ
ZILOG [ ZILOG, INC. ]
