<ꢀ5ꢁꢀꢂꢃ<ꢀ.ꢁꢀꢂ
'PJCPEGFꢄ<ꢁꢀꢂꢄ/KETQRTQEGUUQT
ZiLOG
&/#ꢄ5174%'ꢄ#&&4'55ꢄ4')+56'4ꢄ%*#00'.ꢄꢂ
The DMA Source Address Register Channel 0 specifies the
physical source address for channel 0 transfers. The register
contains 20 bits and can specify up to 1024 KB memory ad-
dresses or up to 64-KB I/O addresses. Channel 0 source can
be memory, I/O, or memory mapped I/O. For I/O, bits
ꢄꢊ ꢄꢁ of this register identify the Request Handshake sig-
nal.
&/#ꢄ5QWTEGꢄ#FFTGUUꢄ4GIKUVGTꢄ%JCPPGNꢄꢂ$
/PGOQPKEꢄ5#4ꢂ$
#FFTGUUꢄꢇꢇ*
ꢊ
ꢁ
ꢏ
ꢎ
ꢍ
ꢂ
ꢄꢅ
ꢀ
&/#ꢄ5QWTEGꢄ#FFTGUUꢄ4GIKUVGTꢎꢄ%JCPPGNꢄꢂꢄ.QY
/PGOQPKEꢄ5#4ꢂ.
#FFTGUUꢄꢇꢂ*
&/#ꢅ%JCPPGNꢅꢀꢅ#FFTGUU
4GUGTXGF
ꢊ
ꢁ
ꢏ
ꢎ
ꢍ
ꢂ
ꢄꢅ
ꢀ
(KIWTG ꢑꢐꢆ &/#ꢄ5QWTEGꢄ#FFTGUUꢄ4GIKUVGTꢄꢂ$
If the source is in I/O space, bits ꢄ ꢀ of this register select
the DMA request signal for DMA0, as follows:
&/#ꢅ%JCPPGNꢅꢀꢅ#FFTGUU
(KIWTG ꢑꢑꢆ &/#ꢄ5QWTEGꢄ#FFTGUUꢄ4GIKUVGTꢄꢂꢄ.QY
$KVꢄꢁ
$KVꢄꢂ
ꢌ#ꢁꢐꢍ
ꢌ#ꢁꢈꢍ &/#ꢄ6TCPUHGTꢄ4GSWGUV
&/#ꢄ5QWTEGꢄ#FFTGUUꢄ4GIKUVGTꢎꢄ%JCPPGNꢄꢂꢄ
*KIJ
ꢀ
ꢀ
ꢄ
ꢄ
ꢀ
ꢄ
ꢀ
ꢄ
&4'3ꢀꢅꢈGZVGTPCNꢉ
4&4(ꢅꢈ#5%+ꢀꢉ
4&4(ꢅꢈ#5%+ꢄꢉ
4GUGTXGF
/PGOQPKEꢄ5#4ꢂ*
#FFTGUUꢄꢇꢁ*
ꢊ
ꢁ
ꢏ
ꢎ
ꢍ
ꢂ
ꢄꢅ
ꢀ
&/#ꢅ%JCPPGNꢅꢀꢅ#FFTGUU
(KIWTG ꢑꢈꢆ &/#ꢄ5QWTEGꢄ#FFTGUUꢄ4GIKUVGTꢄꢂꢄ*KIJ
&5ꢀꢀꢁꢀꢀꢂꢃ</2ꢀꢂꢀꢀ
2ꢅ4ꢅ'ꢅ.ꢅ+ꢅ/ꢅ+ꢅ0ꢅ#ꢅ4ꢅ;
ꢏꢍ
ZILOG [ ZILOG, INC. ]
