Z8018x Family
MPU User Manual
270
Table 51. Bus and Control Signal Condition in Each Machine Cycle (Continued)
Machine
Instruction
Cycle
States
Address
Data
RD WR MREQ IORQ M1 HALT ST
MC1
T1T2T3 1st Op Code 1st Op
Address Code
0
0
1
1
0
0
1
1
0
0
1
1
0
1
MC2
T1T2T3 2nd Op Code 2nd Op
Address
Code
OTIM**
OTDM**
MC3
MC4
MC5
Ti
*
Z
1
0
1
1
1
0
1
0
1
1
1
0
1
1
1
1
1
1
1
1
1
T1T2T3 HL
DATA
DATA
T1T2T3 C to A0~A7
00H to
A8~A15
MC6
MC1
Ti
*
Z
1
0
1
1
1
0
1
1
1
0
1
1
1
0
T1T2T3 1st Op Code 1st Op
Address Code
MC2
T1T2T3 2nd Op Code 2nd Op
0
1
0
1
0
1
1
Address
Code
OTIMR**
OTDMR**
(If Br¹ 0)
MC3
MC4
MC5
Ti
*
Z
1
0
1
1
1
0
1
0
1
1
1
0
1
1
1
1
1
1
1
1
1
T1T2T3 HL
DATA
DATA
T1T2T3 C to A0~A7
00H to
A8~A15
MC6~M TiTiTi
C8
*
Z
1
1
1
1
1
1
1
UM005001-ZMP0400
ZILOG [ ZILOG, INC. ]
