XC6VLX75T-1FFG484C 参数 Datasheet PDF下载

型号：	XC6VLX75T-1FFG484C
PDF下载：	下载PDF文件查看货源
内容描述：	[Field Programmable Gate Array, 1098MHz, 74496-Cell, CMOS, PBGA484, 23 X 23 MM, LEAD FREE, FBGA-484]
分类和应用：	时钟栅可编程逻辑
文件页数/大小：	65 页 / 1429 K
品牌：	XILINX [ XILINX, INC ]

浏览型号XC6VLX75T-1FFG484C的Datasheet PDF文件第11页

浏览型号XC6VLX75T-1FFG484C的Datasheet PDF文件第12页

浏览型号XC6VLX75T-1FFG484C的Datasheet PDF文件第13页

浏览型号XC6VLX75T-1FFG484C的Datasheet PDF文件第14页

浏览型号XC6VLX75T-1FFG484C的Datasheet PDF文件第16页

浏览型号XC6VLX75T-1FFG484C的Datasheet PDF文件第17页

浏览型号XC6VLX75T-1FFG484C的Datasheet PDF文件第18页

浏览型号XC6VLX75T-1FFG484C的Datasheet PDF文件第19页

Virtex-6 FPGA Data Sheet: DC and Switching Characteristics

Table 23: GTX Transceiver Transmitter Switching Characteristics

Symbol

Description

Serial data rate range

Condition

Min

Typ

–

Max

F_GTXMAX

–

Units

Gb/s

F_GTXTX

T_RTX

0.480

–

TX Rise time

20%–80%

80%–20%

120

–

T_FTX

TX Fall time

–

T_LLSKEW

TX lane-to-lane skew⁽¹⁾

Electrical idle amplitude

Electrical idle transition time

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

–

350

V_TXOOBVDPP

T_{TXOOBTRANSITION}

TJ_6.5

–

0.33

0.17

0.33

0.15

0.33

0.14

0.34

0.16

0.2

6.5 Gb/s

5.0 Gb/s

DJ_6.5

–

TJ_5.0

–

DJ_5.0

–

TJ_4.25

–

4.25 Gb/s

3.75 Gb/s

3.125 Gb/s

3.125 Gb/s⁽⁴⁾

2.5 Gb/s⁽⁵⁾

1.25 Gb/s⁽⁶⁾

600 Mb/s

DJ_4.25

–

TJ_3.75

–

DJ_3.75

–

TJ_3.125

DJ_3.125

TJ_3.125L

DJ_3.125L

TJ_2.5

–

0.1

–

0.35

0.16

0.20

0.08

0.15

0.06

0.1

–

DJ_2.5

–

TJ_1.25

–

DJ_1.25

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

Deterministic Jitter⁽²⁾⁽³⁾

Total Jitter⁽²⁾⁽³⁾

–

TJ₆₀₀

–

DJ₆₀₀

–

0.03

0.1

TJ₄₈₀

–

480 Mb/s

DJ₄₈₀

Deterministic Jitter⁽²⁾⁽³⁾

–

0.03

Notes:

1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).

2. Using PLL_DIVSEL_FB = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.

-12

3. All jitter values are based on a bit-error ratio of 1e

4. PLL frequency at 1.5625 GHz and OUTDIV = 1.

5. PLL frequency at 2.5 GHz and OUTDIV = 2.

6. PLL frequency at 2.5 GHz and OUTDIV = 4.

DS152 (v3.6) March 18, 2014

www.xilinx.com

Product Specification

电子百科

产品导航

XC6VLX75T-1FFG484C 参数 Datasheet PDF下载

IC37:专业IC行业平台