Spartan-3E FPGA Family: DC and Switching Characteristics
Switching Characteristics
All Spartan-3E FPGAs ship in two speed grades: -4 and the
higher performance -5. Switching characteristics in this
document may be designated as Advance, Preliminary, or
Production, as shown in Table 84. Each category is defined
as follows:
Timing parameters and their representative values are
selected for inclusion below either because they are
important as general design requirements or they indicate
fundamental device performance characteristics. The
Spartan-3E speed files (v1.27), part of the Xilinx
Development Software, are the original source for many but
not all of the values. The speed grade designations for
these files are shown in Table 84. For more complete, more
precise, and worst-case data, use the values reported by
the Xilinx static timing analyzer (TRACE in the Xilinx
development software) and back-annotated to the
simulation netlist.
Advance: These specifications are based on simulations
only and are typically available soon after establishing
FPGA specifications. Although speed grades with this
designation are considered relatively stable and
conservative, some under-reporting might still occur.
Preliminary: These specifications are based on complete
early silicon characterization. Devices and speed grades
with this designation are intended to give a better indication
of the expected performance of production silicon. The
probability of under-reporting preliminary delays is greatly
reduced compared to Advance data.
Table 84: Spartan-3E v1.27 Speed Grade Designations
Device
XC3S100E
XC3S250E
XC3S500E
XC3S1200E
XC3S1600E
Advance
Preliminary
Production
-MIN, -4, -5
-MIN, -4, -5
-MIN, -4, -5
-MIN, -4, -5
-MIN, -4, -5
Production: These specifications are approved once
enough production silicon of a particular device family
member has been characterized to provide full correlation
between speed files and devices over numerous production
lots. There is no under-reporting of delays, and customers
receive formal notification of any subsequent changes.
Typically, the slowest speed grades transition to Production
before faster speed grades.
Table 85 provides the history of the Spartan-3E speed files
since all devices reached Production status.
Table 85: Spartan-3E Speed File Version History
Software Version Requirements
ISE
Version
Description
Release
9.2.03i
8.2.02i
Production-quality systems must use FPGA designs
compiled using a speed file designated as PRODUCTION
status. FPGAs designs using a less mature speed file
designation should only be used during system prototyping
or pre-production qualification. FPGA designs with speed
files designated as Advance or Preliminary should not be
used in a production-quality system.
1.27
1.26
Added XA Automotive.
Added -0/-MIN speed grade, which
includes minimum values.
1.25
1.23
1.21
8.2.01i
8.2i
Added XA Automotive devices to speed
file. Improved model for left and right
DCMs.
Updated input setup/hold values based
on default IFD_DELAY_VALUE
settings.
Whenever a speed file designation changes, as a device
matures toward Production status, rerun the latest Xilinx
ISE software on the FPGA design to ensure that the FPGA
design incorporates the latest timing information and
software updates.
8.1.03i
All Spartan-3E FPGAs and all speed
grades elevated to Production status.
All parameter limits are representative of worst-case supply
voltage and junction temperature conditions. Unless
otherwise noted, the published parameter values apply
to all Spartan-3E devices. AC and DC characteristics
are specified using the same numbers for both
commercial and industrial grades.
Create a Xilinx user account and sign up to receive
automatic e-mail notification whenever this data sheet or
the associated user guides are updated.
Sign Up for Alerts on Xilinx.com
https://secure.xilinx.com/webreg/register.do
?group=myprofile&languageID=1
DS312 (v4.2) December 14, 2018
www.xilinx.com
Product Specification
124
XILINX [ XILINX, INC ]
