R
Functional Description
Table 49: Pull-up or Pull-down Values for HSWAP, M[2:0], and VS[2:0]
Required Resistor Value to Define Logic Level on
HSWAP, M[2:0], or VS[2:0]
I/O Pull-up Resistors
HSWAP Value during Configuration
High
Low
0
Enabled
Pulled High via an internal pull-up Pulled Low using an appropriately sized
resistor to the associated V
supply. No external pull-up
resistor is necessary.
pull-down resistor to GND.
CCO
For a 2.5V or 3.3V interface: R < 560 Ω.
For a 1.8V interface: R < 1.1 kΩ.
1
Disabled
Pulled High using a 3.3 to 4.7 kΩ Pulled Low using a 3.3 to 4.7 kΩ resistor
resistor to the associated V
supply.
to GND.
CCO
The Configuration section provides detailed schematics for
each configuration mode. The schematics indicate the
required logic values for HSWAP, M[2:0], and VS[2:0] but do
not specify how the application provides the logic Low or
High value. The HSWAP, M[2:0], and VS[2:0] pins can be
either dedicated or reused by the FPGA application.
pulled High using an external 3.3 to 4.7 kΩ resistor to
VCCO_0. If the application requires HSWAP to be Low dur-
ing configuration, then HSWAP is either connected to GND
or pulled Low using an appropriately sized external
pull-down resistor to GND. When HSWAP is Low, its pin has
an internal pull-up resistor to VCCO_0. The external
pull-down resistor must be strong enough to define a logic
Low on HSWAP for the I/O standard used during configura-
tion. For 2.5V or 3.3V I/O, the pull-down resistor is 560 Ω or
lower. For 1.8V I/O, the pull-down resistor is 1.1 kΩor lower.
Dedicating the HSWAP, M[2:0], and VS[2:0] Pins
If the HSWAP, M[2:0], and VS[2:0] pins are not required by
the FPGA design after configuration, simply connect these
pins directly to the V
or GND supply rail shown in the
CCO
Once HSWAP is defined, use Table 49 to define the logic
values for M[2:0] and VS[2:0].
appropriate configuration schematic.
Reusing HSWAP, M[2:0], and VS[2:0] After Config-
uration
Use the weakest external pull-up or pull-down resistor value
allowed by the application. The resistor must be strong
enough to define a logic Low or High during configuration.
However, when driving the HSWAP, M[2:0], or VS[2:0] pins
after configuration, the output driver must be strong enough
to overcome the pull-up or pull-down resistor value and gen-
erate the appropriate logic levels. For example, to overcome
a 560 Ωpull-down resistor, a 3.3V FPGA I/O pin must use a
6 mA or stronger driver.
To reuse the HSWAP, M[2:0], and VS[2:0] pin after configu-
ration, use pull-up or pull-down resistors to define the logic
values shown in the appropriate configuration schematic.
The logic level on HSWAP dictates how to define the logic
levels on M[2:0] and VS[2:0], as shown in Table 49. If the
application requires HSWAP to be High, the HSWAP pin is
DS312-2 (v3.8) August 26, 2009
www.xilinx.com
71
Product Specification
XILINX [ XILINX, INC ]
