R
DC and Switching Characteristics
Table 119: Configuration Timing Requirements for Attached SPI Serial Flash
Symbol
Description
Requirement
Units
T
SPI serial Flash PROM chip-select time
ns
CCS
DSU
DH
TCCS ≤ TMCCL1 – TCCO
T
T
SPI serial Flash PROM data input setup time
SPI serial Flash PROM data input hold time
ns
ns
TDSU ≤ TMCCL1 – TCCO
TDH ≤ TMCCH1
T
SPI serial Flash PROM data clock-to-output time
ns
V
TV ≤ TMCCLn – TDCC
f or f
Maximum SPI serial Flash PROM clock frequency (also depends
on specific read command used)
MHz
C
R
1
------------------------------
fC ≥
TCCLKn(min)
Notes:
1. These requirements are for successful FPGA configuration in SPI mode, where the FPGA provides the CCLK frequency. The post
configuration timing can be different to support the specific needs of the application loaded into the FPGA and the resulting clock source.
2. Subtract additional printed circuit board routing delay as required by the application.
DS312-3 (v3.8) August 26, 2009
www.xilinx.com
157
Product Specification
XILINX [ XILINX, INC ]
