R
Virtex-II Platform FPGAs: Pinout Information
Pin Definitions
Table 4 provides a description of each pin type listed in Virtex-II pinout tables.
Table 4: Virtex-II Pin Definitions
Pin Name
User I/O Pins
IO_LXXY_#
Direction
Description
Input/Output/ All user I/O pins are capable of differential signalling and can implement LVDS,
Bidirectional ULVDS, BLVDS, LVPECL, or LDT pairs. Each user I/O is labeled “IO_LXXY_#”, where:
IO indicates a user I/O pin.
LXXY indicates a differential pair, with XX a unique pair in the bank and Y = P/N for
the positive and negative sides of the differential pair.
# indicates the bank number (0 through 7)
Dual-Function Pins
IO_LXXY_#/ZZZ
The dual-function pins are labelled “IO_LXXY_#/ZZZ”, where ZZZ can be one of the
following pins:
Per Bank - VRP, VRN, or VREF
Globally - GCLKX(S/P), BUSY/DOUT, INIT_B, D0/DIN – D7, RDWR_B, or CS_B
With /ZZZ:
D0/DIN, D1, D2, Input/Output
D3, D4, D5, D6,
D7
•
•
In SelectMAP mode, D0 through D7 are configuration data pins. These pins
become user I/Os after configuration, unless the SelectMAP port is retained.
In bit-serial modes, DIN (D0) is the single-data input. This pin becomes a user I/O
after configuration.
CS_B
Input
In SelectMAP mode, this is the active-low Chip Select signal. The pin becomes a user
I/O after configuration, unless the SelectMAP port is retained.
RDWR_B
BUSY/DOUT
Input
In SelectMAP mode, this is the active-low Write Enable signal. The pin becomes a user
I/O after configuration, unless the SelectMAP port is retained.
Output
•
In SelectMAP mode, BUSY controls the rate at which configuration data is
loaded. The pin becomes a user I/O after configuration, unless the SelectMAP
port is retained.
•
In bit-serial modes, DOUT provides preamble and configuration data to
downstream devices in a daisy-chain. The pin becomes a user I/O after
configuration.
INIT_B
Bidirectional When Low, this pin indicates that the configuration memory is being cleared. When
(open-drain) held Low, the start of configuration is delayed. During configuration, a Low on this
output indicates that a configuration data error has occurred. The pin becomes a user
I/O after configuration.
GCLKx (S/P)
Input/Output These are clock input pins that connect to Global Clock Buffers. These pins become
regular user I/Os when not needed for clocks.
VRP
Input
Input
Input
Input
Input
This pin is for the DCI voltage reference resistor of P transistor (per bank).
This pin is for the DCI voltage reference resistor of N transistor (per bank).
This is the alternative pin for the DCI voltage reference resistor of P transistor.
This is the alternative pin for the DCI voltage reference resistor of N transistor.
VRN
ALT_VRP
ALT_VRN
V
These are input threshold voltage pins. They become user I/Os when an external
threshold voltage is not needed (per bank).
REF
Dedicated Pins(1)
CCLK
Input/Output Configuration clock. Output in Master mode or Input in Slave mode.
DS031-4 (v3.5) November 5, 2007
Product Specification
www.xilinx.com
Module 4 of 4
3
XILINX [ XILINX, INC ]
