R
Virtex-II Platform FPGAs: DC and Switching Characteristics
Enhanced Multiplier Switching Characteristics
Table 26 and Table 27 provide timing information for enhanced Virtex-II multiplier blocks, available in stepping revisions of
Virtex-II devices. For more information on stepping revisions, availability, and ordering instructions, see your local sales
representative.
Table 26: Enhanced Multiplier Switching Characteristics
Speed Grade
Description
Propagation Delay to Output Pin
Symbol
-6
-5
-4
Units
Input to Pin 35
Input to Pin 34
Input to Pin 33
Input to Pin 32
Input to Pin 31
Input to Pin 30
Input to Pin 29
Input to Pin 28
Input to Pin 27
Input to Pin 26
Input to Pin 25
Input to Pin 24
Input to Pin 23
Input to Pin 22
Input to Pin 21
Input to Pin 20
Input to Pin 19
Input to Pin 18
Input to Pin 17
Input to Pin 16
Input to Pin 15
Input to Pin 14
Input to Pin 13
Input to Pin 12
Input to Pin 11
Input to Pin 10
Input to Pin 9
Input to Pin 8
Input to Pin 7
Input to Pin 6
Input to Pin 5
Input to Pin 4
Input to Pin 3
Input to Pin 2
Input to Pin 1
Input to Pin 0
TMULT1_P35
TMULT1_P34
TMULT1_P33
TMULT1_P32
TMULT1_P31
TMULT1_P30
TMULT1_P29
TMULT1_P28
TMULT1_P27
TMULT1_P26
TMULT1_P25
TMULT1_P24
TMULT1_P23
TMULT1_P22
TMULT1_P21
TMULT1_P20
TMULT1_P19
TMULT1_P18
TMULT1_P17
TMULT1_P16
TMULT1_P15
TMULT1_P14
TMULT1_P13
TMULT1_P12
TMULT1_P11
TMULT1_P10
TMULT1_P9
TMULT1_P8
TMULT1_P7
TMULT1_P6
TMULT1_P5
TMULT1_P4
TMULT1_P3
TMULT1_P2
TMULT1_P1
TMULT1_P0
4.66
4.57
4.47
4.37
4.28
4.18
4.08
3.99
3.89
3.79
3.69
3.60
3.50
3.40
3.31
3.21
3.11
3.02
2.92
2.82
2.72
2.63
2.53
2.43
2.34
2.24
2.14
2.05
1.95
1.85
1.75
1.66
1.56
1.46
1.37
1.27
5.14
5.03
4.93
4.82
4.71
4.61
4.50
4.39
4.28
4.18
4.07
3.96
3.86
3.75
3.64
3.54
3.43
3.32
3.21
3.11
3.00
2.89
2.79
2.68
2.57
2.47
2.36
2.25
2.14
2.04
1.93
1.82
1.72
1.61
1.50
1.40
5.91
5.79
5.66
5.54
5.42
5.29
5.17
5.05
4.92
4.80
4.68
4.56
4.43
4.31
4.19
4.06
3.94
3.82
3.69
3.57
3.45
3.33
3.20
3.08
2.96
2.83
2.71
2.59
2.46
2.34
2.22
2.10
1.97
1.85
1.73
1.60
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
DS031-3 (v3.5) November 5, 2007
Product Specification
www.xilinx.com
Module 3 of 4
24
XILINX [ XILINX, INC ]
