欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS031 参数 Datasheet PDF下载

DS031图片预览
型号: DS031
PDF下载: 下载PDF文件 查看货源
内容描述: 的Virtex -II FPGA平台:完整的数据表 [Virtex-II Platform FPGAs: Complete Data Sheet]
分类和应用:
文件页数/大小: 318 页 / 2407 K
品牌: XILINX [ XILINX, INC ]
 浏览型号DS031的Datasheet PDF文件第67页浏览型号DS031的Datasheet PDF文件第68页浏览型号DS031的Datasheet PDF文件第69页浏览型号DS031的Datasheet PDF文件第70页浏览型号DS031的Datasheet PDF文件第72页浏览型号DS031的Datasheet PDF文件第73页浏览型号DS031的Datasheet PDF文件第74页浏览型号DS031的Datasheet PDF文件第75页  
R
Virtex-II Platform FPGAs: DC and Switching Characteristics  
Speed Grade  
Table 25: Pipelined Multiplier Switching Characteristics  
Description  
Setup and Hold Times Before/After Clock  
Data Inputs  
Symbol  
-6  
-5  
-4  
Units  
TMULIDCK/TMULCKID  
3.00/ 0.00  
0.72/ 0.00  
0.72/ 0.00  
3.45/ 0.00  
0.80/ 0.00  
0.80/ 0.00  
3.89/ 0.00  
0.86/ 0.00  
0.86/ 0.00  
ns, Max  
ns, Max  
ns, Max  
Clock Enable  
T
MULIDCK_CE/TMULCKID_CE  
Reset  
T
MULIDCK_RST/TMULCKID_RST  
Clock to Output Pin  
Clock to Pin 35  
Clock to Pin 34  
Clock to Pin 33  
Clock to Pin 32  
Clock to Pin 31  
Clock to Pin 30  
Clock to Pin 29  
Clock to Pin 28  
Clock to Pin 27  
Clock to Pin 26  
Clock to Pin 25  
Clock to Pin 24  
Clock to Pin 23  
Clock to Pin 22  
Clock to Pin 21  
Clock to Pin 20  
Clock to Pin 19  
Clock to Pin 18  
Clock to Pin 17  
Clock to Pin 16  
Clock to Pin 15  
Clock to Pin 14  
Clock to Pin 13  
Clock to Pin 12  
Clock to Pin 11  
Clock to Pin 10  
Clock to Pin 9  
TMULTCK_P35  
TMULTCK_P34  
TMULTCK_P33  
TMULTCK_P32  
TMULTCK_P31  
TMULTCK_P30  
TMULTCK_P29  
TMULTCK_P28  
TMULTCK_P27  
TMULTCK_P26  
TMULTCK_P25  
TMULTCK_P24  
TMULTCK_P23  
TMULTCK_P22  
TMULTCK_P21  
TMULTCK_P20  
TMULTCK_P19  
TMULTCK_P18  
TMULTCK_P17  
TMULTCK_P16  
TMULTCK_P15  
TMULTCK_P14  
TMULTCK_P13  
TMULTCK_P12  
TMULTCK_P11  
TMULTCK_P10  
TMULTCK_P9  
TMULTCK_P8  
TMULTCK_P7  
TMULTCK_P6  
TMULTCK_P5  
TMULTCK_P4  
TMULTCK_P3  
TMULTCK_P2  
TMULTCK_P1  
TMULTCK_P0  
3.05  
2.95  
2.85  
2.76  
2.66  
2.56  
2.47  
2.37  
2.27  
2.17  
2.08  
1.98  
1.88  
1.79  
1.69  
1.59  
1.50  
1.40  
1.30  
1.20  
1.11  
1.01  
0.91  
0.91  
0.91  
0.91  
0.91  
0.91  
0.91  
0.91  
0.91  
0.91  
0.91  
0.91  
0.91  
0.91  
6.91  
6.75  
6.59  
6.43  
6.27  
6.11  
5.95  
5.79  
5.63  
5.47  
5.31  
5.15  
4.99  
4.83  
4.67  
4.51  
4.35  
4.19  
4.03  
3.87  
3.71  
3.55  
3.39  
3.23  
3.07  
2.91  
2.75  
2.59  
2.43  
2.27  
2.11  
1.95  
1.79  
1.63  
1.47  
1.31  
8.12  
7.93  
7.74  
7.56  
7.37  
7.19  
7.00  
6.81  
6.63  
6.44  
6.26  
6.07  
5.88  
5.70  
5.51  
5.33  
5.14  
4.95  
4.77  
4.58  
4.40  
4.21  
4.02  
3.84  
3.65  
3.47  
3.28  
3.09  
2.91  
2.72  
2.54  
2.35  
2.16  
1.98  
1.79  
1.61  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
ns, Max  
Clock to Pin 8  
Clock to Pin 7  
Clock to Pin 6  
Clock to Pin 5  
Clock to Pin 4  
Clock to Pin 3  
Clock to Pin 2  
Clock to Pin 1  
Clock to Pin 0  
DS031-3 (v3.5) November 5, 2007  
Product Specification  
www.xilinx.com  
Module 3 of 4  
23  
 复制成功!