R
Virtex-II Platform FPGAs: Pinout Information
Table 6: FG256/FGG256 BGA — XC2V40, XC2V80, XC2V250, XC2V500, and XC2V1000
Bank
Pin Description
IO_L91N_4/VREF_4
IO_L91P_4
Pin Number
R11
T11
No Connect in XC2V40 No Connect in XC2V80
4
4
4
4
4
4
4
4
4
4
4
4
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
IO_L92N_4
M11
M10
N10
P10
R10
T10
IO_L92P_4
IO_L93N_4
IO_L93P_4
IO_L94N_4/VREF_4
IO_L94P_4
IO_L95N_4/GCLK3S
IO_L95P_4/GCLK2P
IO_L96N_4/GCLK1S
IO_L96P_4/GCLK0P
N9
P9
R9
T9
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
IO_L96N_5/GCLK7S
IO_L96P_5/GCLK6P
IO_L95N_5/GCLK5S
IO_L95P_5/GCLK4P
IO_L94N_5
T8
R8
P8
N8
T7
R7
P7
N7
M7
M6
T6
R6
P6
N6
T5
R5
P5
N5
R4
P4
T4
IO_L94P_5/VREF_5
IO_L93N_5
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
IO_L93P_5
IO_L92N_5
IO_L92P_5
IO_L91N_5
IO_L91P_5/VREF_5
IO_L05N_5/VRP_5
IO_L05P_5/VRN_5
IO_L04N_5
IO_L04P_5/VREF_5
IO_L03N_5/D4/ALT_VRP_5
IO_L03P_5/D5/ALT_VRN_5
IO_L02N_5/D6
IO_L02P_5/D7
IO_L01N_5/RDWR_B
DS031-4 (v3.5) November 5, 2007
Product Specification
www.xilinx.com
Module 4 of 4
13
XILINX [ XILINX, INC ]
