W90N745CD/W90N745CDG
6.11 Timer/Watchdog Controller
6.11.1 General Timer Controller
The timer module includes two channels, TIMER0 and TIMER1, which allow you to easily implement a
counting scheme for use. The timer can perform functions like frequency measurement, event
counting, interval measurement, clock generation, delay timing, and so on. The timer possesses
features such as adjustable resolution, programmable counting period, and detailed information. The
timer can generate an interrupt signal upon timeout, or provide the current value of count during
operation.
The general TIMER Controller includes the following features
y
y
AMBA APB interface compatible
Two channels with a 8-bit presale counter/24-bit down counter and an interrupt
request each
y
y
Independent clock source for each channel
Maximum uninterrupted time = (1 / 25 MHz) * (256) * (2^24), if TCLK = 25 MHz
6.11.2 Watchdog Timer
6.11.3 Timer Control Registers Map
R: read only, W: write only, R/W: both read and write
REGISTER
TCSR0
ADDRESS
R/W/C
DESCRIPTION
RESET VALUE
0xFFF8_1000
R/W
Timer Control and Status Register 0
0x0000_0005
0xFFF8_1004
0xFFF8_1008
0xFFF8_100C
0xFFF8_1010
0xFFF8_1014
0xFFF8_1018
0xFFF8_101C
R/W
R/W
R/W
R
Timer Control and Status Register 1
Timer Initial Control Register 0
Timer Initial Control Register 1
Timer Data Register 0
0x0000_0005
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0400
TCSR1
TICR0
TICR1
TDR0
TDR1
TISR
R
Timer Data Register 1
R/W
R/W
Timer Interrupt Status Register
Watchdog Timer Control Register
WTCR
Timer Control Register 0/1 (TCSR 0/1)
REGISTER
ADDRESS
R/W
DESCRIPTION
RESET VALUE
TCSR0
0xFFF8_1000 R/W Timer Control and Status Register 0
0xFFF8_1004 R/W Timer Control and Status Register 1
0x0000_0005
TCSR1
0x0000_0005
- 288 -
WINBOND [ WINBOND ]
