TPS929160-Q1
ZHCSNG0 – APRIL 2023
www.ti.com.cn
7.6.2.20 IOUTDR Register (Offset = 63h) [Reset = 00h]
IOUTDR is shown in 图 7-93 and described in 表 7-95.
Return to the Summary Table.
图 7-93. IOUTDR Register
7
6
5
4
3
2
1
1
1
1
0
0
0
0
RESERVED
R-0h
表 7-95. IOUTDR Register Field Descriptions
Bit
7-0
Field
RESERVED
Type
Reset
Description
R
0h
Reserved
7.6.2.21 IOUTER Register (Offset = 64h) [Reset = 00h]
IOUTER is shown in 图 7-94 and described in 表 7-96.
Return to the Summary Table.
图 7-94. IOUTER Register
7
6
5
4
3
2
RESERVED
R-0h
表 7-96. IOUTER Register Field Descriptions
Bit
7-0
Field
RESERVED
Type
Reset
Description
R
0h
Reserved
7.6.2.22 IOUTFR Register (Offset = 65h) [Reset = 00h]
IOUTFR is shown in 图 7-95 and described in 表 7-97.
Return to the Summary Table.
图 7-95. IOUTFR Register
7
6
5
4
3
2
RESERVED
R-0h
表 7-97. IOUTFR Register Field Descriptions
Bit
7-0
Field
RESERVED
Type
Reset
Description
R
0h
Reserved
7.6.2.23 IOUTGR Register (Offset = 66h) [Reset = 00h]
IOUTGR is shown in 图 7-96 and described in 表 7-98.
Return to the Summary Table.
图 7-96. IOUTGR Register
7
6
5
4
3
2
RESERVED
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
85
Product Folder Links: TPS929160-Q1
English Data Sheet: SLVSG60