TPS929160-Q1
ZHCSNG0 – APRIL 2023
www.ti.com.cn
图 7-86. IOUTG0 Register (continued)
表 7-88. IOUTG0 Register Field Descriptions
Bit
7-6
5-0
Field
Type
Reset
Description
RESERVED
IOUTG0
R
0h
Reserved
R/W
X
Output current setting for OUTG0
Load EEPROM register data when reset
7.6.2.14 IOUTG1 Register (Offset = 5Dh) [Reset = X]
IOUTG1 is shown in 图 7-87 and described in 表 7-89.
Return to the Summary Table.
图 7-87. IOUTG1 Register
7
6
5
4
3
2
1
1
1
0
0
0
RESERVED
R-0h
IOUTG1
R/W-X
表 7-89. IOUTG1 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-6
5-0
RESERVED
IOUTG1
R
0h
Reserved
R/W
X
Output current setting for OUTG1
Load EEPROM register data when reset
7.6.2.15 IOUTH0 Register (Offset = 5Eh) [Reset = X]
IOUTH0 is shown in 图 7-88 and described in 表 7-90.
Return to the Summary Table.
图 7-88. IOUTH0 Register
7
6
5
4
3
2
RESERVED
R-0h
IOUTH0
R/W-X
表 7-90. IOUTH0 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-6
5-0
RESERVED
IOUTH0
R
0h
Reserved
R/W
X
Output current setting for OUTH0
Load EEPROM register data when reset
7.6.2.16 IOUTH1 Register (Offset = 5Fh) [Reset = X]
IOUTH1 is shown in 图 7-89 and described in 表 7-91.
Return to the Summary Table.
图 7-89. IOUTH1 Register
7
6
5
4
3
2
RESERVED
R-0h
IOUTH1
R/W-X
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
83
Product Folder Links: TPS929160-Q1
English Data Sheet: SLVSG60
TI [ TEXAS INSTRUMENTS ]
