TPS929160-Q1
ZHCSNG0 – APRIL 2023
www.ti.com.cn
表 7-69. OUTEN0 Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
5
ENOUTB1
R/W
0h
Enable register for OUTB1
0h = Disabled
1h = Enabled
4
ENOUTB0
R/W
0h
Enable register for OUTB0
0h = Disabled
1h = Enabled
3-2
1
RESERVED
ENOUTA1
R
0h
0h
Reserved
R/W
Enable register for OUTA1
0h = Disabled
1h = Enabled
0
ENOUTA0
R/W
0h
Enable register for OUTA0
0h = Disabled
1h = Enabled
7.6.1.50 OUTEN1 Register (Offset = 41h) [Reset = 00h]
OUTEN1 is shown in 图 7-70 and described in 表 7-70.
Return to the Summary Table.
图 7-70. OUTEN1 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
ENOUTD1
R/W-0h
ENOUTD0
R/W-0h
RESERVED
R-0h
ENOUTC1
R/W-0h
ENOUTC0
R/W-0h
表 7-70. OUTEN1 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-6
5
RESERVED
ENOUTD1
R
0h
Reserved
R/W
0h
Enable register for OUTD1
0h = Disabled
1h = Enabled
4
ENOUTD0
R/W
0h
Enable register for OUTD0
0h = Disabled
1h = Enabled
3-2
1
RESERVED
ENOUTC1
R
0h
0h
Reserved
R/W
Enable register for OUTC1
0h = Disabled
1h = Enabled
0
ENOUTC0
R/W
0h
Enable register for OUTC0
0h = Disabled
1h = Enabled
7.6.1.51 OUTEN2 Register (Offset = 42h) [Reset = 00h]
OUTEN2 is shown in 图 7-71 and described in 表 7-71.
Return to the Summary Table.
图 7-71. OUTEN2 Register
7
6
5
4
3
2
1
0
RESERVED
R-0h
ENOUTF1
R/W-0h
ENOUTF0
R/W-0h
RESERVED
R-0h
ENOUTE1
R/W-0h
ENOUTE0
R/W-0h
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
75
Product Folder Links: TPS929160-Q1
English Data Sheet: SLVSG60
TI [ TEXAS INSTRUMENTS ]
