欢迎访问ic37.com |
会员登录 免费注册
发布采购

TPS40210-Q1 参数 Datasheet PDF下载

TPS40210-Q1图片预览
型号: TPS40210-Q1
PDF下载: 下载PDF文件 查看货源
内容描述: 4.5 V至52 V输入,电流模式boost控制器 [4.5-V TO 52-V INPUT, CURRENT-MODE BOOST CONTROLLERS]
分类和应用: 输入元件控制器
文件页数/大小: 41 页 / 1022 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TPS40210-Q1的Datasheet PDF文件第16页浏览型号TPS40210-Q1的Datasheet PDF文件第17页浏览型号TPS40210-Q1的Datasheet PDF文件第18页浏览型号TPS40210-Q1的Datasheet PDF文件第19页浏览型号TPS40210-Q1的Datasheet PDF文件第21页浏览型号TPS40210-Q1的Datasheet PDF文件第22页浏览型号TPS40210-Q1的Datasheet PDF文件第23页浏览型号TPS40210-Q1的Datasheet PDF文件第24页  
TPS40210-Q1, TPS40211-Q1  
SLVS861D AUGUST 2008REVISED APRIL 2010  
www.ti.com  
BP Regulator  
The TPS40210 and TPS40211 have an on-board linear regulator that supplies power for the internal circuitry of  
the controller, including the gate driver. This regulator has a nominal output voltage of 8 V and must be bypassed  
with a 1-mF capacitor. If the voltage at the VDD pin is less than 8 V, the voltage on the BP pin is also less, and  
the gate drive voltage to the external FET is reduced from the nominal 8 V. This should be considered when  
choosing a FET for the converter.  
Connecting external loads to this regulator can be done, but care must be taken to ensure that the thermal rating  
of the device is observed, because there is no thermal shutdown feature in this controller. Exceeding the thermal  
ratings causes out-of-specification behavior and can lead to reduced reliability. The controller dissipates more  
power when there is an external load on the BP pin and is tested for dropout voltage for up to 5-mA load. When  
the controller is in the disabled state, the BP pin regulator also shuts off so loads connected there power down  
as well. When the controller is disabled with the DIS/EN pin, this regulator is turned off.  
The total power dissipation in the controller can be calculated as follows. The total power is the sum of PQ, PG  
and PE.  
P
= V  
´I  
Q
VDD VDD(en)  
(19)  
(20)  
P
= V  
´ Q ´ f  
SW  
G
VDD  
g
P = V  
´I  
E
VDD EXT  
where  
PQ is the quiescent power of the device in W  
VVDD is the VDD pin voltage in V  
IVDD(en) is the quiescent current of the controller when enabled but not switching in A  
PG is the power dissipated by driving the gate of the FET in W  
Qg is the total gate charge of the FET at the voltage on the BP pin in C  
f SW is the switching frequency in Hz  
PE is the dissipation caused be external loading of the BP pin in W  
IEXT is the external load current in A  
(21)  
Shutdown (DIS/EN Pin)  
The DIS/EN pin is an active-high shutdown command for the controller. Pulling this pin above 1.2 V causes the  
controller to completely shut down and enter a low current consumption state. In this state, the regulator  
connected to the BP pin is turned off. There is an internal 1.1-Mpull-down resistor connected to this pin that  
keeps the pin at GND level when left floating. If this function is not used in an application, it is best to connect  
this pin to GND  
20  
Submit Documentation Feedback  
Copyright © 2008–2010, Texas Instruments Incorporated  
Product Folder Link(s): TPS40210-Q1 TPS40211-Q1  
 复制成功!