欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F28232DSC 参数 Datasheet PDF下载

TMS320F28232DSC图片预览
型号: TMS320F28232DSC
PDF下载: 下载PDF文件 查看货源
内容描述: 芯片勘误表 [Silicon Errata]
分类和应用:
文件页数/大小: 18 页 / 180 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F28232DSC的Datasheet PDF文件第5页浏览型号TMS320F28232DSC的Datasheet PDF文件第6页浏览型号TMS320F28232DSC的Datasheet PDF文件第7页浏览型号TMS320F28232DSC的Datasheet PDF文件第8页浏览型号TMS320F28232DSC的Datasheet PDF文件第10页浏览型号TMS320F28232DSC的Datasheet PDF文件第11页浏览型号TMS320F28232DSC的Datasheet PDF文件第12页浏览型号TMS320F28232DSC的Datasheet PDF文件第13页  
www.ti.com  
Advisory — Memory: Prefetching Beyond Valid Memory  
Advisory  
Memory: Prefetching Beyond Valid Memory  
Revision(s) Affected  
Details  
0, A  
The C28x CPU prefetches instructions beyond those currently active in its pipeline. If the  
prefetch occurs past the end of valid memory, then the CPU may receive an invalid  
opcode.  
Workaround  
The prefetch queue is 8 x16 words in depth. Therefore, code should not come within  
8 words of the end of valid memory. This restriction applies to all memory regions and all  
memory types (flash, OTP, SARAM, XINTF) on the device. Prefetching across the  
boundary between two valid memory blocks is all right.  
Example 1: M1 ends at address 0x7FF and is not followed by another memory block.  
Code in M1 should be stored no farther than address 0x7F7. Addresses 0x7F8–0x7FF  
should not be used for code.  
Example 2: M0 ends at address 0x3FF and valid memory (M1) follows it. Code in M0  
can be stored up to and including address 0x3FF. Code can also cross into M1 up to  
and including address 0x7F7.  
Advisory  
Memory: M1 Memory Access Conflict  
Revision(s) Affected  
Details  
0
If an opcode fetch is issued to M1 while a write is pending, then an arbitration condition  
can cause the write to be lost.  
Workaround(s)  
This has been fixed in Rev A silicon.  
Advisory  
Memory: Possible Incorrect Operation of XINTF Module After Power Up  
Revision(s) Affected  
Details  
0, A  
The XINTF module may not get reset properly upon power up. When this happens,  
accesses to XINTF addresses may cause the CPU to hang. This issue occurs only upon  
power up. It does not happen for other resets such as a reset initiated by the watchdog  
or an external (warm) reset using the XRS pin.  
Workaround(s)  
After coming out of reset, software should force a watchdog (WD) reset if WDFLAG = 0  
in the WDCR register. WDFLAG = 0 implies that an external reset occurred, for example,  
a power-on reset. After exiting the WD reset, WDFLAG will be 1. In this case, software  
should clear the WDFLAG bit before continuing normal code execution. This issue  
affects only the XINTF module.  
9
SPRZ272FSeptember 2007Revised April 2011  
TMS320F2833x and TMS320F2823x DSC Silicon Errata  
Submit Documentation Feedback  
© 2007–2011, Texas Instruments Incorporated  
 复制成功!