TMS320DM6437
Digital Media Processor
www.ti.com
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 3-46. EMIFA/VPSS Sub-Block 0 Configuration Choice D(1)
MAJOR
MINOR
PINMUX SELECTION FIELDS
RESULTING PERIPHERALS/PINS
CONFIG CONFIG
OPTION OPTION
PCIEN
AEM
AEAW
OTHERS
PCI
EMIFA
VPFE
# GPIO PINS
13 GP pins
8-bit EMIFA
(NAND) Pinout
mode 4
Cfg Summary
No PCI
No CCDC
0 = GP[54,
43:36]
CCDCSEL = 0
-
HVDSEL = 0
CWENSEL = 0
CFLDSEL = 0
CI10SEL = 0
CI32SEL = 0
CI54SEL = 0
CI76SEL = 0
-
0 = GP[53:52]
D1
0
100
000
-
0 = GP[35]
-
0 = GP[34]
-
-
0 = EM_D[6:7]
0 = EM_D[4:5]
0 = EM_D[2:3]
0 = EM_D[0:1]
-
-
-
-
D
8-bit EMIFA
(NAND) Pinout
mode 4
Cfg Summary
No PCI
8-bit CCDC
0-to-4 GP pins
1 = PCLK,
YI[7:0]
CCDCSEL = 1
-
-
HVDSEL = 0,1
CWENSEL = 0,1
CFLDSEL = 0,1
CI10SEL = 0
CI31SEL = 0
CI54SEL = 0
CI76SEL = 0
-
1 = VD, HD
0 = GP[53:52]
D2
0
100
000
-
1 = C_WEN
0 = GP[35]
-
1 = C_FIELD
0 = GP[34]
-
0 = EM_D[6:7]
0 = EM_D[4:5]
0 = EM_D[2:3]
0 = EM_D[0:1]
-
-
-
-
-
-
-
-
(1) Italics indicate mandatory settings for a given Minor Configuration option.
140
Device Configurations
Submit Documentation Feedback
TI [ TEXAS INSTRUMENTS ]
