TLC5928
SBVS120A–JULY 2008–REVISED SEPTEMBER 2008 ................................................................................................................................................. www.ti.com
DATA
0A
DATA
15B
DATA
14B
DATA DATA
13B
12B
DATA
11B
DATA
3B
DATA DATA
2B 1B
DATA
0B
DATA
15C
DATA
14C
DATA DATA DATA
13C 12C 11C
DATA
10C
SIN
SCLK
LAT
TH0
TH1
TSU0
TWH0
TSU1
1
2
3
4
5
1
2
3
TWL0
4
5
6
13
14
15
16
TWH1
Shift Register
LSB Data (Internal)
DATA
0A
LOD
0
DATA DATA
15B
DATA DATA
13B
12B
DATA DATA
3B
2B
DATA DATA
0B
DATA
15C
DATA
14C
DATA DATA
13C 12C
DATA
11C
LOD 0A or PTW_A
LOD 1A or PTW_A
14B
1B
Shift Register
LSB+1 Data (Internal)
DATA
1A
LOD
1
LOD
0
DATA
15B
DATA DATA
13B
DATA DATA
3B
DATA
2B
LOD
0A
DATA
15C
DATA DATA
14C
DATA
12C
14B
4B
13C
Shift Register
MSB-1 Data (Internal)
DATA
14A
LOD
14
LOD
13
LOD
12
LOD
11
LOD
10
LOD
1
LOD
0
DATA
15B
LOD
13A
LOD
12A
LOD
11A
LOD
10A
LOD
9A
LOD 14A or PTW_A
LOD 15A or PTW_A
Shift Register
MSB Data (Internal)
DATA
15A
LOD
15
LOD
14
LOD
13
LOD
12
LOD
11
LOD
2
LOD
1
LOD
0
DATA
15B
LOD
14A
LOD
13A
LOD
12A
LOD
11A
LOD
10A
On/Off Control
Latch Data (Internal)
Previous Grayscale Latch Data
Latest Grayscale Latch Data
DATA
15A
LOD
15
LOD
14
LOD
13
LOD
12
LOD
11
LOD
2
LOD
1
LOD
0
DATA
15B
LOD
14A
LOD
13A
LOD
12A
LOD
11A
LOD
10A
LOD 15A or PTW_A
SOUT
tD0
tR0/tF0
tWH2
BLANK
tWL2
tD2
ON
tD1
OFF
OFF
OUTn(1)
ON
ON
tOUTON
tD1
tD2
OFF
OFF
OUTn(2)
ON
ON
tF1
tD1
OFF
OFF
OUTn(3)
ON
ON
tR1
OFF
OFF
OUTn(4)
ON
(1) On/off latched data are '1'.
(2) On/off latched data are changed from '1' to '0' at the second LAT signal.
(3) On/off latched data are changed from '0' to '1' at the second LAT signal.
(4) On/off latched data are '0'.
Figure 9. Timing Diagram
10
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): TLC5928