欢迎访问ic37.com |
会员登录 免费注册
发布采购

PCI6421 参数 Datasheet PDF下载

PCI6421图片预览
型号: PCI6421
PDF下载: 下载PDF文件 查看货源
内容描述: 双/单插槽的CardBus和UltraMedia控制器 [DUAL/SINGLE SOCKET CARDBUS AND ULTRAMEDIA CONTROLLER]
分类和应用: 控制器
文件页数/大小: 204 页 / 849 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号PCI6421的Datasheet PDF文件第95页浏览型号PCI6421的Datasheet PDF文件第96页浏览型号PCI6421的Datasheet PDF文件第97页浏览型号PCI6421的Datasheet PDF文件第98页浏览型号PCI6421的Datasheet PDF文件第100页浏览型号PCI6421的Datasheet PDF文件第101页浏览型号PCI6421的Datasheet PDF文件第102页浏览型号PCI6421的Datasheet PDF文件第103页  
4.33 General-Purpose Event Enable Register  
The general-purpose event enable register contains bits that are set to enable GPE signals. See Table 4−11 for a  
complete description of the register contents.  
Bit  
7
6
5
4
3
2
1
0
Name  
Type  
Default  
General-purpose event enable  
RW  
0
RW  
0
R
0
RW  
0
RW  
0
RW  
0
RW  
0
RW  
0
Register:  
Offset:  
Type:  
General-purpose event enable  
89h  
Read-only, Read/Write  
00h  
Default:  
Table 4−11. General-Purpose Event Enable Register Description  
BIT  
7 ‡  
6 ‡  
5
SIGNAL  
PWR_EN  
VPP12_EN  
RSVD  
TYPE  
RW  
RW  
R
FUNCTION  
Power change GPE enable. When this bit is set, GPE is signaled on PWR_STS events.  
12-V V GPE enable. When this bit is set, GPE is signaled on VPP12_STS events.  
PP  
Reserved. This bit returns 0 when read. A write has no effect.  
4 ‡  
3 ‡  
2 ‡  
1 ‡  
0 ‡  
GP4_EN  
GP3_EN  
GP2_EN  
GP1_EN  
GP0_EN  
RW  
RW  
RW  
RW  
RW  
GPI4 GPE enable. When this bit is set, GPE is signaled on GP4_STS events.  
GPI3 GPE enable. When this bit is set, GPE is signaled on GP3_STS events.  
GPI2 GPE enable. When this bit is set, GPE is signaled on GP2_STS events.  
GPI1 GPE enable. When this bit is set, GPE is signaled on GP1_STS events.  
GPI0 GPE enable. When this bit is set, GPE is signaled on GP0_STS events.  
One or more bits in this register are cleared only by the assertion of GRST.  
4.34 General-Purpose Input Register  
The general-purpose input register contains the logical value of the data input to the GPI terminals. See Table 4−12  
for a complete description of the register contents.  
Bit  
7
6
5
4
3
2
1
0
Name  
Type  
Default  
General-purpose input  
R
0
R
0
R
0
RU  
X
RU  
X
RU  
X
RU  
X
RU  
X
Register:  
Offset:  
Type:  
General-purpose input  
8Ah  
Read/Update, Read-only  
XXh  
Default:  
Table 4−12. General-Purpose Input Register Description  
FUNCTION  
BIT  
7−5  
4
SIGNAL  
RSVD  
TYPE  
R
Reserved. These bits return 0s when read. Writes have no effect.  
GPI4_DATA  
GPI3_DATA  
GPI2_DATA  
GPI1_DATA  
GPI0_DATA  
RU  
RU  
RU  
RU  
RU  
GPI4 data input. This bit represents the logical value of the data input from GPI4.  
GPI3 data input. This bit represents the logical value of the data input from GPI3.  
GPI2 data input. This bit represents the logical value of the data input from GPI2.  
GPI1 data input. This bit represents the logical value of the data input from GPI1.  
GPI0 data input. This bit represents the logical value of the data input from GPI0.  
3
2
1
0
4−23  
 复制成功!