欢迎访问ic37.com |
会员登录 免费注册
发布采购

NE5532PSE4 参数 Datasheet PDF下载

NE5532PSE4图片预览
型号: NE5532PSE4
PDF下载: 下载PDF文件 查看货源
内容描述: [DUAL OP-AMP, 5000uV OFFSET-MAX, 10MHz BAND WIDTH, PDSO8, PLASTIC, SO-8]
分类和应用: 放大器光电二极管
文件页数/大小: 142 页 / 1062 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号NE5532PSE4的Datasheet PDF文件第84页浏览型号NE5532PSE4的Datasheet PDF文件第85页浏览型号NE5532PSE4的Datasheet PDF文件第86页浏览型号NE5532PSE4的Datasheet PDF文件第87页浏览型号NE5532PSE4的Datasheet PDF文件第89页浏览型号NE5532PSE4的Datasheet PDF文件第90页浏览型号NE5532PSE4的Datasheet PDF文件第91页浏览型号NE5532PSE4的Datasheet PDF文件第92页  
XIO3130  
SLLS693FMAY 2007REVISED JANUARY 2010  
www.ti.com  
Table 4-51. Extended Configuration Space (Downstream Port)  
Register Name  
PCI Express Advanced Error Reporting Capabilities ID  
Offset  
Next Capability Offset / Capability Version  
100h  
104h  
Uncorrectable Error Status Register  
Uncorrectable Error Mask Register  
Uncorrectable Error Severity Register  
Correctable Error Status Register  
Correctable Error Mask  
108h  
10Ch  
110h  
114h  
Advanced Error Capabilities and Control  
Header Log Register  
118h  
11Ch  
120h  
Header Log Register  
Header Log Register  
124h  
Header Log Register  
128h  
Reserved  
12Ch-FFCh  
4.3.2 Vendor ID Register  
This 16-bit read-only register contains the value 104Ch, which is the vendor ID assigned to Texas  
Instruments.  
PCI register offset:  
Register type:  
00h  
Read only  
104Ch  
Default value:  
BIT NUMBER  
RESET STATE  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
0
0
0
1
0
0
0
0
0
1
0
0
1
1
0
0
4.3.3 Device ID Register  
This 16-bit read-only register contains the device ID assigned by TI to the XIO3130. The value in this  
register is the same for all downstream ports, as defined in the following table.  
PCI register offset:  
Register type:  
02h  
Read only  
8233h  
Default value:  
BIT NUMBER  
RESET STATE  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
1
0
0
0
0
0
1
0
0
0
1
1
0
0
1
1
4.3.4 Command Register  
The Command register controls the way the downstream port bridge behaves on its primary interface; i.e.,  
the internal PCI bus between the upstream and downstream ports.  
PCI register offset:  
Register type:  
04h  
Read/Write; Read Only  
0000h  
Default value:  
BIT NUMBER  
RESET STATE  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
88  
XIO3130 Configuration Register Space  
Copyright © 2007–2010, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Link(s): XIO3130