XIO3130
SLLS693F–MAY 2007–REVISED JANUARY 2010
www.ti.com
4.3.11 Primary Bus Number
This register specifies the bus number of the PCI bus segment for the downstream port primary interface
(i.e., the internal PCI bus).
PCI register offset:
Register type:
18h
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.3.12 Secondary Bus Number
This register specifies the bus number of the PCI bus segment for the downstream port secondary
interface (i.e., the PCI Express interface). The XIO3130 uses this register to determine how to respond to
a Type 1 configuration transaction.
PCI register offset:
Register type:
19h
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.3.13 Subordinate Bus Number
This register specifies the bus number of the highest number PCI bus segment that is downstream of the
XIO3130 downstream port. The XIO3130 uses this register to determine how to respond to a Type 1
configuration transaction.
PCI register offset:
Register type:
1Ah
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.3.14 Secondary Latency Timer Register
This register does not apply to PCI-Express, so it is hardwired to zero.
PCI register offset:
Register type:
1Bh
Read only
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
92
XIO3130 Configuration Register Space
Copyright © 2007–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): XIO3130