MSP430F663x
SLAS566C –JUNE 2010–REVISED AUGUST 2012
www.ti.com
Table 14. System Module Interrupt Vector Registers (continued)
INTERRUPT VECTOR
REGISTER
INTERRUPT EVENT
WORD ADDRESS
OFFSET
PRIORITY
No interrupt pending
SVMLIFG
00h
02h
Highest
SVMHIFG
04h
DLYLIFG
06h
DLYHIFG
08h
SYSSNIV, System NMI
VMAIFG
019Ch
0Ah
JMBINIFG
0Ch
JMBOUTIFG
SVMLVLRIFG
SVMHVLRIFG
Reserved
0Eh
10h
12h
14h to 1Eh
00h
Lowest
Highest
No interrupt pending
NMIFG
02h
OFIFG
04h
SYSUNIV, User NMI
019Ah
0198h
ACCVIFG
06h
BUSIFG
08h
Reserved
0Ah to 1Eh
00h
Lowest
No interrupt pending
USB wait state timeout
Reserved
SYSBERRIV, Bus Error
02h
Highest
Lowest
04h to 1Eh
26
Copyright © 2010–2012, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
