欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSP430F6630IPZR 参数 Datasheet PDF下载

MSP430F6630IPZR图片预览
型号: MSP430F6630IPZR
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号微控制器 [MIXED SIGNAL MICROCONTROLLER]
分类和应用: 微控制器
文件页数/大小: 116 页 / 1284 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号MSP430F6630IPZR的Datasheet PDF文件第24页浏览型号MSP430F6630IPZR的Datasheet PDF文件第25页浏览型号MSP430F6630IPZR的Datasheet PDF文件第26页浏览型号MSP430F6630IPZR的Datasheet PDF文件第27页浏览型号MSP430F6630IPZR的Datasheet PDF文件第29页浏览型号MSP430F6630IPZR的Datasheet PDF文件第30页浏览型号MSP430F6630IPZR的Datasheet PDF文件第31页浏览型号MSP430F6630IPZR的Datasheet PDF文件第32页  
MSP430F663x  
SLAS566C JUNE 2010REVISED AUGUST 2012  
www.ti.com  
Universal Serial Communication Interface (USCI)  
The USCI modules are used for serial data communication. The USCI module supports synchronous  
communication protocols such as SPI (3 or 4 pin) and I2C, and asynchronous communication protocols such as  
UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI module contains two portions,  
A and B.  
The USCI_An module provides support for SPI (3 or 4 pin), UART, enhanced UART, or IrDA.  
The USCI_Bn module provides support for SPI (3 or 4 pin) or I2C.  
The MSP430F663x series includes two complete USCI modules (n = 0 to 1).  
Timer TA0  
Timer TA0 is a 16-bit timer/counter (Timer_A type) with five capture/compare registers. It can support multiple  
capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may  
be generated from the counter on overflow conditions and from each of the capture/compare registers.  
Table 16. Timer TA0 Signal Connections  
INPUT PIN NUMBER  
DEVICE  
INPUT  
SIGNAL  
MODULE  
INPUT  
SIGNAL  
MODULE  
OUTPUT  
SIGNAL  
DEVICE  
OUTPUT  
SIGNAL  
OUTPUT PIN NUMBER  
MODULE  
BLOCK  
PZ  
ZQW  
PZ  
ZQW  
34-P1.0  
L5-P1.0  
TA0CLK  
ACLK  
TACLK  
ACLK  
SMCLK  
TACLK  
CCI0A  
CCI0B  
GND  
Timer  
CCR0  
NA  
NA  
SMCLK  
TA0CLK  
TA0.0  
DVSS  
34-P1.0  
35-P1.1  
L5-P1.0  
M5-P1.1  
35-P1.1  
M5-P1.1  
TA0  
TA0.0  
DVSS  
DVCC  
VCC  
36-P1.2  
40-P1.6  
J6-P1.2  
J7-P1.6  
TA0.1  
TA0.1  
CCI1A  
CCI1B  
36-P1.2  
40-P1.6  
J6-P1.2  
J7-P1.6  
ADC12_A (internal)(1)  
ADC12SHSx = {1}  
CCR1  
TA1  
TA0.1  
DVSS  
GND  
DVCC  
TA0.2  
TA0.2  
DVSS  
DVCC  
TA0.3  
DVSS  
DVSS  
DVCC  
TA0.4  
DVSS  
DVSS  
DVCC  
VCC  
CCI2A  
CCI2B  
GND  
37-P1.3  
41-P1.7  
H6-P1.3  
M7-P1.7  
37-P1.3  
41-P1.7  
H6-P1.3  
M7-P1.7  
CCR2  
CCR3  
CCR4  
TA2  
TA3  
TA4  
TA0.2  
TA0.3  
TA0.4  
VCC  
38-P1.4  
39-P1.5  
M6-P1.4  
L6-P1.5  
CCI3A  
CCI3B  
GND  
38-P1.4  
39-P1.5  
M6-P1.4  
L6-P1.5  
VCC  
CCI4A  
CCI4B  
GND  
VCC  
(1) Only on devices with peripheral module ADC12_A.  
28  
Copyright © 2010–2012, Texas Instruments Incorporated  
 复制成功!