欢迎访问ic37.com |
会员登录 免费注册
发布采购

DP83840AVCE 参数 Datasheet PDF下载

DP83840AVCE图片预览
型号: DP83840AVCE
PDF下载: 下载PDF文件 查看货源
内容描述: 10/100 Mb / s的以太网物理层 [10/100 Mb/s Ethernet Physical Layer]
分类和应用: 电信集成电路电信电路信息通信管理以太网局域网(LAN)标准
文件页数/大小: 91 页 / 682 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号DP83840AVCE的Datasheet PDF文件第50页浏览型号DP83840AVCE的Datasheet PDF文件第51页浏览型号DP83840AVCE的Datasheet PDF文件第52页浏览型号DP83840AVCE的Datasheet PDF文件第53页浏览型号DP83840AVCE的Datasheet PDF文件第55页浏览型号DP83840AVCE的Datasheet PDF文件第56页浏览型号DP83840AVCE的Datasheet PDF文件第57页浏览型号DP83840AVCE的Datasheet PDF文件第58页  
4.0 Registers (Continued)  
4.14 LOOPBACK, BYPASS AND RECEIVER ERROR MASK REGISTER (LBREMR) (Continued)  
Address 18h  
Bit  
Bit Name  
Default  
Description  
6
ALT_CRS  
0, RW  
ALTERNATE CRS OPERATION: This bit modifies the behavior of the  
CRS signal when the DP83840A is configured to Full Duplex mode. The  
described functionality allows flexibility for a given MAC’s MII interface  
while operating in Full Duplex mode.  
1 = During Full Duplex mode CRS is asserted due to transmission and is  
not asserted due to reception via RD+/- (in 100 Mb/s mode) or RXI+/- (in  
10 Mb/s mode)  
0 = During Full Duplex mode, CRS is asserted only due to reception via  
RD+/- (in 100 Mb/s mode) or RXI+/- (in 10 Mb/s mode)  
5
LBK_XMT_DS  
1, RW  
100 Mb/s TRANSMIT DISABLE IN LOOPBACK:  
1 = Disables 100 Mb/s transmit outputs Tng Loopback  
0 = Enables 100 Mb/s transmit outputs ring oopback  
For Twister Loopback, this bimust be zor loopbck to be  
successful. For Phaser loopbabit 14, CR, adress 00h), this bit  
will determine whether a loopback peration iansmitted onto the  
network.  
4
3
CODE_ERR  
PE_ERR  
0, RW  
0, RW  
CODE ERRORS:  
1 = Forces ode erroeportd with the value 5h on RXD[3:0] and  
with RX_R set to
0 = Forces code rrors to e repoed with the value 6h on RXD[3:0] and  
with RX_ER seo 1  
PREMND ERORS:  
1 =Fre end errors to be reported with the value 4h on  
Rth RX_ER set to 1  
0 =Forure end errors to be reported with the value 6h on  
RXD[3:d with RX_ER set to 1  
mure end errors are caused by the detection of two IDLE symbols  
in the ceive data stream prior to the T/R symbol pair denoting end of  
streadelimiter.  
2
1
0
LINK_ERR  
Reserved  
0, RW  
0, RW  
LINK ERRORS:  
1 = Forces link errors to be reported with the value 3h on RXD[3:0] and  
with RX_ER set to 1  
0 = Data is passed to RXD[3:0] unchanged and with RX_ER set to 0  
PACKET ERRORS:  
1 = Forces packet errors (722 s timeout) to be reported with the value  
2h on RXD[3:0] and with RX_ER set to 1  
0 = Data is passed to RXD[3:0] unchanged and with RX_ER set to 0  
RESERVED: Write as 0, read as don't care.  
Version A  
National Semiconductor  
53  
 复制成功!